Outline of Today's Lecture

## EEL-4713C

## Computer Architecture

 Introduction: the Logic Design Process
## The Design Process

## "To Design Is To Represent"

Design activity yields description/representation of an object
-- Distinguish concept from artifact
-- The concept is captured in one or more representation languages
-- This process IS design

## Design Begins With Requirements

-- Functional Capabilities: what it will do
-- Performance Characteristics: Speed, Power, Area, Cost, . . .

## Design Process


-- Bottom-up composition of primitive building blocks into more complex assemblies

Design is a creative process, not a simple method

## Design as Search



| BB1 | BB2 | BB3 |
| :--- | :--- | :--- |

Design involves educated guesses and verification
-- Given the goals, how should these be prioritized?
-- Given alternative design pieces, which should be selected?
-- Given design space of components \& assemblies, which part will yield the best solution?

Feasible (good) choices vs. Optimal choices
EEL-4713C Ann Gordon-Ross

## MIPS ALU requirements

${ }^{\circ}$ Add, AddU, Sub, SubU, Addl, AddIU

- => 2's complement adder/sub with overflow detection
${ }^{\circ}$ And, Or, Andl, Orl, Xor, Xori, Nor
-=> Logical AND, logical OR, XOR, nor
${ }^{\circ}$ SLTI, SLTIU (set less than)
- => 2's complement adder with inverter, check sign bit of result

Problem: Design a "fast" ALU for the MIPS ISA
${ }^{\circ}$ Requirements?
${ }^{\circ}$ Must support the Arithmetic / Logic operations

- Tradeoffs of cost and speed based on frequency of occurrence, hardware budget


## MIPS arithmetic instruction format



I-Type: | op | $R s$ | $R t$ | Immed 16 |
| :--- | :--- | :--- | :---: |

| Type | op | funct |
| :--- | :--- | :--- |
| ADDI | 10 | xx |
| ADDIU | 11 | xx |
| SLTI | 12 | xx |
| SLTIU | 13 | xx |
| ANDI | 14 | xx |
| ORI | 15 | xx |
| XORI | 16 | xx |
| LUI | 17 | xx |


| Type | op | funct |
| :--- | :--- | :--- |
| ADD | 00 | 40 |
| ADDU | 00 | 41 |
| SUB | 00 | 42 |
| SUBU | 00 | 43 |
| AND | 00 | 44 |
| OR | 00 | 45 |
| XOR | 00 | 46 |
| NOR | 00 | 47 |


| Type | op | funct |
| :--- | :--- | :---: |
|  | 00 | 50 |
|  | 00 | 51 |
| SLT | 00 | 52 |
| SLTU | 00 | 53 |
|  |  |  |

${ }^{\circ}$ Signed arithmetic generates overflow, no carry

## Design Trick: divide \& conquer

Break the problem into simpler problems, solve them and glue together the solution

- Example: assume the immediates have been taken care of before the ALU
- 10 operations (4 bits)

| 00 | add |
| :--- | :--- |
| 01 | addU |
| 02 | sub |
| 03 | subU |
| 04 | and |
| 05 | or |
| 06 | xor |
| 07 | nor |
| 12 | slt |
| 13 | sltU |

## Refined Requirements

(1) Functional Specification
$\begin{array}{ll}\text { inputs: } & 2 \times 32 \text {-bit operands A, B, 4-bit mode (control } \\ \text { outputs: } & 32 \text {-bit result S, 1-bit carry, } 1 \text { bit overflow }\end{array}$
outputs: $\quad 32$-bit result S, 1-bit carry, 1 bit overflow
operations: add, addu, sub, subu, and, or, xor, nor, slt, sltU
(2) Block Diagram (CAD-TOOL symbol, VHDL entity)


## Refined Diagram: bit-slice ALU



## Glue logic: selection/multiplexing

- Design trick 2: take pieces you know (or can imagine) and try to put them together
- Design trick 3: solve part of the problem and extend

- Here is a design for a 1-bit ALU: $\cdot$ Performs AND, OR, and ADD - Not SUB
- Can create a 4-bit ALU by connecting 4 1-bit ALUs together - Carry out -> Carry in

EEL-4713C Ann Gordon-Ross

## Logic Equation for CarryOut

| Inputs |  |  | Outputs |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | CarryIn | CarryOut | Sum |  |
| 0 | 0 | 0 | 0 | 0 | $0+0+0=00$ |
| 0 | 0 | 1 | 0 | 1 | $0+0+1=01$ |
| 0 | 1 | 0 | 0 | 1 | $0+1+0=01$ |
| 0 | 1 | 1 | 1 | 0 | $0+1+1=10$ |
| 1 | 0 | 0 | 0 |  | $1+0+0=01$ |
| 1 | 0 | 1 | 1 | 0 | $1+0+1=10$ |
| 1 | 1 | 0 | 1 | 0 | $1+1+0=10$ |
| 1 | 1 | 1 | 1 | 1 | $1+1+1=11$ |

[^0]${ }^{\circ}$ CarryOut $=B \&$ Carryln |A \& Carryln |A \& B

## A One-bit Full Adder

- This is also called a $(3,2)$ adder
- 3 inputs, 2 outputs
- Half Adder: No Carryln nor CarryOut - Truth Table:


| Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | B | CarryIn | CarryOut | Sum |  |
| 0 | 0 | 0 | 0 | 0 | $0+0+0=00$ |
| 0 | 0 | 1 | 0 | 1 | $0+0+1=01$ |
| 0 | 1 | 0 | 0 | 1 | $0+1+0=01$ |
| 0 | 1 | 1 | 1 | 0 | $0+1+1=10$ |
| 1 | 0 | 0 | 0 | 1 | $1+0+0=01$ |
| 1 | 0 | 1 | 1 | 0 | $1+0+1=10$ |
| 1 | 1 | 0 | 1 | 0 | $1+1+0=10$ |
| 1 | 1 | 1 | 1 | 1 | $1+1+1=11$ |

## Logic Equation for Sum

| Inputs |  |  | Outputs |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | CarryIn | CarryOut | Sum |  |
| 0 | 0 | 0 |  | 0 | $0+0+0=00$ |
| 0 | 0 | 1 | 0 | 1 | $0+0+1=01$ |
| 0 | 1 | 0 | 0 | 1 | $0+1+0=01$ |
| 0 | 1 | 1 |  | 0 | $0+1+1=10$ |
| 1 | 0 | 0 | 0 | 1 | $1+0+0=01$ |
| 1 | 0 | 1 |  | 0 | $1+0+1=10$ |
| 1 | 1 | 0 |  | 0 | $1+1+0=10$ |
| 1 | 1 | 1 | 1 | 1 | $1+1+1=11$ |

。Sum $=(!A \&!B \&$ Carryln) | (!A \& B \& !Carryln) | (A \& !B \& !Carryln) | (A \& B \& CarryIn)

## Logic Equation for Sum (continue)

Sum = (!A \& !B \& Carryln) | (!A \& B \& !Carryln) | (A \& !B \& !Carryln | (A \& B \& Carryln)

- Sum $=A$ XOR B XOR Carryln
- Truth Table for XOR:

| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{X}$ XOR Y |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

## How About Subtraction?

- Keep in mind the following:
- ( $A-B$ ) is the same as: $A+(-B)$
- 2's Complement: take the inverse of every bit and add 1
- Bit-wise inverse of $B$ is ! $B$ :
- $A+!B+1=A+(!B+1)=A+(-B)=A-B$



## A 4-bit ALU

1-bit ALU


EEL-4713C Ann Gordon-Ross

4-bit ALU


- Still no SUB!


## Revised Diagram

- LSB and MSB need to do a little extra



## Overflow

| Decimal | Binary |
| :---: | :---: |
| 0 | 0000 |
| 1 | 0001 |
| 2 | 0010 |
| 3 | 0011 |
| 4 | 0100 |
| 5 | 0101 |
| 6 | 0110 |
| 7 | 0111 |


| Decimal | 2's Complement |
| :---: | :---: |
| 0 | 0000 |
| -1 | 1111 |
| -2 | 1110 |
| -3 | 1101 |
| -4 | 1100 |
| -5 | 1011 |
| -6 | 1010 |
| -7 | 1001 |
| -8 | 1000 |

Examples: $7+3=10$ but...


EEL-4713C Ann Gordon-Ross

## Overflow Detection Logic

${ }^{\circ}$ Carry into MSB $\neq$ Carry out of MSB

- For a N-bit ALU: Overflow = CarryIn[N -1] XOR CarryOut[N -1]



## Overflow Detection

- Overflow: the result is too large (or too small) to represent properly
- 2's complement 4-bit range example: - 8 < = 4-bit binary number <= 7
- When adding operands with different signs, overflow cannot occur!
- Overflow occurs when adding:
- 2 positive numbers and the sum is negative
- 2 negative numbers and the sum is positive
- On your own: Prove you can detect overflow by:
- Carry into MSB $\neq$ Carry out of MSB


EEL-4713C Ann Gordon-Ross

## Zero Detection Logic

- Zero Detection Logic is just one big NOR gate
- Any non-zero input to the NOR gate will cause its output to be zero

。 Leverage this for BNE (a-b != 0) and BEQ (a-b==0)


## More Revised Diagram

${ }^{\circ}$ LSB and MSB need to do a little extra


EEL-4713C Ann Gordon-Ross

## The Disadvantage of Ripple Carry

- The adder we just built is called a "Ripple Carry Adder"
- The carry bit may have to propagate from LSB to MSB
- Worst case delay for a N-bit adder: 2N-gate delay



## But What about Performance?

- Critical Path of n-bit Rippled-carry adder is n*CP_1bit


Design Trick: add hardware to deal with critical path separately EEL-4713C Ann Gordon-Ross

## Carry Look Ahead



EL-4713C Ann Gordon-Ross

## The Idea Behind Carry Lookahead (Continue)

${ }^{\circ}$ Using the two new terms we just defined:

- Generate Carry at Bit $\mathbf{i} \quad \mathrm{gi}=\mathrm{Ai} \& \mathrm{Bi}$
- Propagate Carry via Bit $\mathbf{i}$ pi $=A i$ or $B i$
- We can rewrite
- Cin1 = g0 | (p0 \& Cin0)
- Cin2 = g1 | (p1 \& go) | (p1 \& p0 \& Cin0)
- Cin3 = g2 | (p2 \& g1) | (p2 \& p1 \& g0) | (p2 \& p1 \& p0 \& Cin0)
${ }^{\circ}$ Carry going into bit $\mathbf{3}$ is $\mathbf{1}$ if
- We generate a carry at bit 2 (g2)
- Or we generate a carry at bit 1 (g1) and
bit 2 allows it to propagate ( $\mathrm{p} 2 \& \mathrm{~g} 1$ )
- Or we generate a carry at bit $0(\mathrm{~g} 0)$ and
bit 1 as well as bit 2 allows it to propagate (p2 \& p1 \& go
- Or we have a carry input at bit $0(\mathrm{Cin} 0)$ and
bit 0,1 , and 2 all allow it to propagate ( $\mathrm{p} 2 \& \mathrm{p} 1 \& \mathrm{p} 0 \& \mathrm{Cin} 0$ )
EEL-4713C Ann Gordon-Ross


## Elements of the Design Process

- Divide and Conquer (e.g., ALU)
- Formulate a solution in terms of simpler components.
- Design each of the components (subproblems)
${ }^{\circ}$ Generate and Test (e.g., ALU)
- Given a collection of building blocks, look for ways of putting them together that meets requirement
${ }^{\circ}$ Successive Refinement (e.g., carry lookahead)
- Solve "most" of the problem (i.e., ignore some constraints or special cases), then examine and correct shortcomings.


## A Partial Carry Lookahead Adder

- It is very expensive to build a "full" carry lookahead adder
- Just imagine the length of the equation for Cin31
- Common practices:
- Connect several N-bit Lookahead Adders to form a big adder
- Two levels of look-aheads (cascaded, as seen before)
- Or, ripple-carry of look-aheads
- Example: connect four 8-bit carry lookahead adders to form a 32-bit partial carry lookahead adder


EEL-4713C Ann Gordon-Ross

## Summary of the Design Process

Hierarchical Design to manage complexity

Importance of Design Representations:

| Block Diagrams |  |  |
| :--- | :--- | :--- |
| Decomposition into Bit Slices | top |  |
| druth Tables, K-Maps |  | bottom <br> up |
| Circuit Diagrams |  | mux design <br> meets at T |

Other Descriptions: state diagrams, timing diagrams, ...
Optimization Criteria:

| Gate Count Area | Logic Levels |
| ---: | :---: |
| [Package Count] Delay Power |  |
| Pin Out | Fan-in/Fan-out |
| Cost Design time |  |

## Next lecture

- The MIPS single-cycle datapath
- 4.1-4.4


[^0]:    ${ }^{\circ}$ CarryOut = (!A \& B \& Carryln) | (A \& !B \& Carryln) | (A \& B \& !Carryln) | (A \& B \& Carryln)

