Outline of Today's Lecture

° An Overview of the Design Process

· Illustration using example of ALU design

EEL-4713C Computer Architecture Introduction: the Logic Design Process

° Reading: Appendix C.5-C6

EEL-4713C Ann Gordon-Ross

EEL-4713C Ann Gordon-Ross

The Design Process

"To Design Is To Represent"

Design activity yields description/representation of an object

- -- Distinguish concept from artifact
- -- The concept is captured in one or more representation languages
- -- This process IS design

Design Begins With Requirements

- -- Functional Capabilities: what it will do
- -- Performance Characteristics: Speed, Power, Area, Cost, ...

Design Process

Design Finishes As Assembly

- -- Design understood in terms of components and how they have been assembled
- -- Top Down *decomposition* of complex functions (behaviors) into more primitive functions
- -- Bottom-up composition of primitive building blocks into more complex assemblies

CPU

Shifter

Control

Datapath

Regs

Nand

Gate

ALU

Design is a creative process, not a simple method

Design as Search



Design involves educated guesses and verification

- -- Given the goals, how should these be prioritized?
- -- Given alternative design pieces, which should be selected?
- -- Given design space of components & assemblies, which part will yield the best solution?

Feasible (good) choices vs. Optimal choices

EEL-4713C Ann Gordon-Ross

Problem: Design a "fast" ALU for the MIPS ISA

° Requirements?

- ° Must support the Arithmetic / Logic operations
- ° Tradeoffs of cost and speed based on frequency of occurrence, hardware budget

EEL-4713C Ann Gordon-Ross

MIPS ALU requirements

° Add, AddU, Sub, SubU, AddI, AddIU

• => 2's complement adder/sub with overflow detection

- ° And, Or, Andl, Orl, Xor, Xori, Nor
 - => Logical AND, logical OR, XOR, nor
- ° SLTI, SLTIU (set less than)
 - => 2's complement adder with inverter, check sign bit of result

MIPS arithmetic instruction format

R-type:	31 	••••	25 Rs	5	20 Rt	15 R	d			5 funct	0 t		
I-Type:	ор	••••	Rs	3	Rt		In	nme	d 1	6			
Type	ор	func	t	Γ	Туре	ор	fun	ct		Type	ор	func	t
ADDI	10	xx			ADD	00	40				00	50	
ADDIU	11	xx			ADDU	00	41				00	51	
SLTI	12	xx			SUB	00	42			SLT	00	52	
SLTIU	13	xx			SUBU	00	43			SLTU	00	53	
ANDI	14	xx			AND	00	44						
ORI	15	xx			OR	00	45						

° Signed arithmetic generates overflow, no carry

XOR 00

NOR 00

46

47

EEL-4713C Ann Gordon-Ross

XORI

LUI

16 xx

17 xx

Design Trick: divide & conquer

- ° Break the problem into simpler problems, solve them and glue together the solution
- ^o Example: assume the immediates have been taken care of before the ALU
 - 10 operations (4 bits)

00	add
01	addU
02	sub
03	subU
04	and
05	or
06	xor
07	nor
12	slt
13	sltU

Refined Requirements

(1) Functional Specification

inputs: 2 x 32-bit operands A, B, 4-bit mode (control) outputs: 32-bit result S, 1-bit carry, 1 bit overflow operations: add, addu, sub, subu, and, or, xor, nor, slt, sltU

(2) Block Diagram (CAD-TOOL symbol, VHDL entity)



EEL-4713C Ann Gordon-Ross

EEL-4713C Ann Gordon-Ross

*Behavioral Representation: VHDL

Entity ALU is generic (c_delay: integer := 20 ns; S_delay: integer := 20 ns);					
<pre>port (signal A, B: in vlbit_vector (0 to 31); signal m: in vlbit_vector (0 to 3); signal S: out vlbit_vector (0 to 31); signal c: out vlbit; signal ovf: out vlbit) end ALU;</pre>					
S <= A + B;					

Refined Diagram: bit-slice ALU



Glue logic: selection/multiplexing

- ° Design trick 2: take pieces you know (or can imagine) and try to put them together
- ° Design trick 3: solve part of the problem and extend



- Here is a design for a 1-bit ALU: • Performs AND, OR, and ADD
- Can create a 4-bit ALU by connecting 4 1-bit ALUs together • Carry out -> Carry in



• C

° Truth T

Table:	
--------	--

	Inputs		Outp	uts		
Α	В	CarryIn	CarryOut	Sum	Comments	
0	0	0	0	0	0 + 0 + 0 = 00	
0	0	1	0	1	0 + 0 + 1 = 01	
0	1	0	0	1	0 + 1 + 0 = 01	
0	1	1	1	0	0 + 1 + 1 = 10	
1	0	0	0	1	1 + 0 + 0 = 01	
1	0	1	1	0	1 + 0 + 1 = 10	
1	1	0	1	0	1 + 1 + 0 = 10	
1	1	1	1	1	1 + 1 + 1 = 11	

EEL-4713C Ann Gordon-Ross

EEL-4713C Ann Gordon-Ross

Logic Equation for CarryOut

	Inputs			Outpu	ıts	
	А	В	CarryIn	CarryOut	Sum	Comments
	0	0	0	0	0	0 + 0 + 0 = 00
	0	0	1	0	1	0 + 0 + 1 = 01
	0	1	0	0	1	0 + 1 + 0 = 01
→	0	1	1	1	0	0 + 1 + 1 = 10
	1	0	0	0		1 + 0 + 0 = 01
→	1	0	1	1	0	1 + 0 + 1 = 10
+	1	1	0	1	0	1 + 1 + 0 = 10
~	1	1	1	1	1	1 + 1 + 1 = 11

^o CarryOut = (!A & B & CarryIn) | (A & !B & CarryIn) | (A & B & !CarryIn) | (A & B & CarryIn)

° CarryOut = B & CarryIn | A & CarryIn | A & B

Logic Equation for Sum

		Inputs		Outp	uts	
	А	В	CarryIn	CarryOut	Sum	Comments
	0	0	0		0	0 + 0 + 0 = 00
→	0	0	1	0	1	0 + 0 + 1 = 01
+	0	1	0	0	1	0 + 1 + 0 = 01
	0	1	1	1	0	0 + 1 + 1 = 10
→	1	0	0	0	1	1 + 0 + 0 = 01
	1	0	1		0	1 + 0 + 1 = 10
	1	1	0		0	1 + 1 + 0 = 10
->	1	1	1	1	1	1 + 1 + 1 = 11

[°] Sum = (!A & !B & CarryIn) | (!A & B & !CarryIn) | (A & !B & !CarryIn) | (A & B & CarryIn)

Logic Equation for Sum (continue)

[°] Sum = (!A & !B & CarryIn) | (!A & B & !CarryIn) | (A & !B & !CarryIn) | (A & B & CarryIn)

° Sum = A XOR B XOR CarryIn

° Truth Table for XOR:

Х	Y	X XOR Y
0	0	0
0	1	1
1	0	1
1	1	0





EEL-4713C Ann Gordon-Ross

Still no SUB!

EEL-4713C Ann Gordon-Ross

How About Subtraction?



- (A B) is the same as: A + (-B)
- 2's Complement: take the inverse of every bit and add 1

° Bit-wise inverse of B is !B:





EEL-4713C Ann Gordon-Ross

Revised Diagram

° LSB and MSB need to do a little extra



EEL-4713C Ann Gordon-Ross

1-bit ALU

A 4-bit ALU

0

4-bit ALU

Overflow

Decimal	Binary	Decimal	2's Complement
0	0000	0	0000
1	0001	-1	1111
2	0010	-2	1110
3	0011	-3	1101
4	0100	-4	1100
5	0101	-5	1011
6	0110	-6	1010
7	0111	-7	1001
		-8	1000

° Examples: 7 + 3 = 10 but ...





EEL-4713C Ann Gordon-Ross

Overflow Detection Logic

° Carry into MSB ≠ Carry out of MSB

• For a N-bit ALU: Overflow = CarryIn[N - 1] XOR CarryOut[N - 1]



° Overflow: the result is too large (or too small) to represent properly • 2's complement 4-bit range example: - 8 < = 4-bit binary number <= 7 ° When adding operands with different signs, overflow cannot occur! ° Overflow occurs when adding: · 2 positive numbers and the sum is negative • 2 negative numbers and the sum is positive ° On your own: Prove you can detect overflow by: Carry into MSB ≠ Carry out of MSB 7 -4 3 - 5 0 1 0 0 0 1 1 7

EEL-4713C Ann Gordon-Ross

Zero Detection Logic

° Zero Detection Logic is just one big NOR gate

- · Any non-zero input to the NOR gate will cause its output to be zero
- [°] Leverage this for BNE (a-b != 0) and BEQ (a-b == 0)



More Revised Diagram

° LSB and MSB need to do a little extra



EEL-4713C Ann Gordon-Ross

But What about Performance?

° Critical Path of n-bit Rippled-carry adder is n*CP_1bit



Design Trick: add hardware to deal with critical path separately

EEL-4713C Ann Gordon-Ross

The Disadvantage of Ripple Carry

[°] The adder we just built is called a "Ripple Carry Adder"

- The carry bit may have to propagate from LSB to MSB
- · Worst case delay for a N-bit adder: 2N-gate delay





Carry Look Ahead



The Idea Behind Carry Lookahead (Continue)

° Using the two new terms we just defined:

- Generate Carry at Bit i gi = Ai & Bi
- Propagate Carry via Bit i pi = Ai or Bi
- ° We can rewrite:
 - Cin1 = g0 | (p0 & Cin0)
 - Cin2 = g1 | (p1 & g0) | (p1 & p0 & Cin0)
 - Cin3 = g2 | (p2 & g1) | (p2 & p1 & g0) | (p2 & p1 & p0 & Cin0)
- ° Carry going into bit 3 is 1 if
 - We generate a carry at bit 2 (g2)
 - Or we generate a carry at bit 1 (g1) and bit 2 allows it to propagate (p2 & g1)
 - Or we generate a carry at bit 0 (g0) and bit 1 as well as bit 2 allows it to propagate (p2 & p1 & g0)
 - Or we have a carry input at bit 0 (Cin0) and bit 0, 1, and 2 all allow it to propagate (p2 & p1 & p0 & Cin0)

EEL-4713C Ann Gordon-Ross

EEL-4713C Ann Gordon-Ross

Elements of the Design Process

- ° Divide and Conquer (e.g., ALU)
 - Formulate a solution in terms of simpler components.
 - · Design each of the components (subproblems)

° Generate and Test (e.g., ALU)

- Given a collection of building blocks, look for ways of putting them together that meets requirement
- ° Successive Refinement (e.g., carry lookahead)
 - Solve "most" of the problem (i.e., ignore some constraints or special cases), then examine and correct shortcomings.

A Partial Carry Lookahead Adder

° It is very expensive to build a "full" carry lookahead adder

Just imagine the length of the equation for Cin31

° Common practices:

- Connect several N-bit Lookahead Adders to form a big adder
 - Two levels of look-aheads (cascaded, as seen before)
 - Or, ripple-carry of look-aheads
- Example: connect four 8-bit carry lookahead adders to form a 32-bit partial carry lookahead adder



EEL-4713C Ann Gordon-Ross

Summary of the Design Process

Hierarchical Design to manage complexity

Importance of Design Representations:



Other Descriptions: state diagrams, timing diagrams, ...

Optimization Criteria:





Cost

Pin Out

Design time

Next lecture

° The MIPS single-cycle datapath

• 4.1-4.4