EEL 4713 – Computer Architecture Midterm Exam Thursday, March 22nd, 2007

NAME:

Please read each question carefully, to avoid any confusion. This exam should have a total of <u>14 pages</u>, printed double-sided. Pages 9-14 have reference information and scratch space. Before you begin, make sure your copy contains all pages. The exam is closed book, closed notes. Each question has its number of points identified in brackets.

GOOD LUCK!

QUESTION	POINTS SCORED
1 [40]	
2 [25]	
3 [15]	
4 [20]	
TOTAL	

1) [40] This question considers the addition of new instructions to the MIPS ISA:

a) [20] Consider the additional of a "conditional load word/clear" instruction:

clwr rd,rs,rt (rs, rd, rt are the R-type opcode fields)

Which behaves as follows:

```
if $rs is zero
$rd = MEM[$rt]
else
$rd = 0
```

Determine which new components and connections need to be added to the **single-cycle datapath** to support this new instruction. List each component, its connections and why they are needed in the space below (alternatively, you may draw each component and its connections in the single-cycle schematic in page 9). b) [20] Consider the additional of a "conditional register copy" instruction:

```
crcp rd,rs,rt (rs, rd, rt are the R-type opcode fields)
```

Which behaves as follows:

```
if $rs is zero
$rd = $rt
else
do nothing
```

As in part a), determine which new components and connections need to be added to the **multi-cycle datapath** to support this new instruction. In addition, determine the new states needed in the control logic to implement this instruction; be sure to list the control bits that need to be asserted in each state and the state transitions. See pages 10 and 11 for the multi-cycle datapath and control state machine. 2) [25] Consider the decimal numbers A=31.75 and B=768.375

a) [5] Determine the single-precision floating-point encoding of these two numbers.

b) Suppose A,B are multiplied using floating-point hardware.

i) [10] What are the two operands provided as inputs to the exponent "small ALU"? What is the exponent of the single-precision number resulting from this multiplication?

ii) [10] Suppose the mantissas are handled by an implementation following Booth's algorithm. How many addition and subtraction operations are required to multiply these two numbers? Explain. (Hint: you do not need to actually perform the multiplication).

3) [15] You consider improving a processor's performance by implementing changes to its organization that will reduce the CPI of a certain instruction type by exactly one cycle. Design constraints are such that you must choose a single instruction type to optimize.

a) [10] Suppose the average mix of instructions is 25% loads, 25% stores, 20% branches, 30% ALU, and that the CPIs before optimization are 5 (load), 4 (store), 3 (branch) and 4 (ALU). Which optimization would lead to the best speedup?

b) [5] Suppose the optimization chosen in part a) would require extending the clock cycle by 1%. What would the overall speedup be for the optimized system?

4) [20] Answer the following multiple-choice questions; be sure you read *all* options before making your choice.

a) [5] Circle **one** correct answer. What metric is used to calculate SPEC CPU results?

- 1) Number of instructions executed.
- 2) Average clocks cycles per instruction.
- 3) Clock rates
- 4) Normalized execution times

b) [5] Circle **one** correct answer. Consider a program P compiled with two different compiler flag settings (F1 and F2) for a multi-cycle MIPS computer C. The instruction count of P with flag F1 is 1,000, while the instruction count with flag F2 is 1,010.

1) The performance of P compiled with flag F1 is better than the performance with flag F2 in computer C

2) The performance of P compiled with flag F2 is better than the performance with flag F1 in computer C

3) The relative performance of program P compiled with flags F1 and F2 cannot be determined without additional information

c) [5] The exponent in single-precision floating-point representation is 'biased' by a constant because:

- 1) It facilitates the addition of floating-point numbers
- 2) It facilitates the multiplication of floating-point numbers
- 3) It facilitates the division of floating-point numbers
- 4) It facilitates the comparison of floating-point numbers
- 5) None of the above

d) [5] What is a possible justification for the MIPS "jump and link" instruction to implicitly store the PC+4 value to a fixed register (R31) as opposed to allowing an arbitrary register to be used?

1) To facilitate the compilation of recursive subroutines

2) To support as large as possible an immediate value for the target address

3) To simplify the design of the register file hardware

4) To achieve a reduction in the effective CPI of the jump-andlink instruction in multiple-cycle datapath



Figure 1: single-cycle datapath

PAT05F17.eps



Figure 2: multi-cycle datapath

PAT05F27.eps





MIPS Reference Data



CORE INSTRUCTION SET

	MNE-		с	DPCODE/
	MON-	FOR-		FUNCT
NAME	IC	MAT	OPERATION (in Verilog)	(Hex)
Add	add	R	R[rd] = R[rs] + R[rt] (1)	0 / 20 _{hex}
Add Immediate	addi	,	R[rt] = R[rs] + SignExtImm (1)(2)	8 _{hex}
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm (2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]	0 / 21 _{hex}
And	and	R	R[rd] = R[rs] & R[rt]	0 / 24 _{hex}
And Immediate	andi	Ι	R[rt] = R[rs] & ZeroExtImm (3)	c _{hex}
Branch On Equal	beq	I	if(R[rs] == R[rt]) PC=PC+4+BranchAddr (4)	4 _{hex}
Branch On Not Equa	lbne	Ι	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr (4)	5 _{hex}
Jump	j	J	PC=JumpAddr (5)	2 _{hex}
Jump And Link	jal	J	R[31]=PC+4;PC=JumpAddr (5)	3 _{hex}
Jump Register	jr	R	PC=R[rs]	0 / 08 _{hex}
Load Byte Unsigned	lbu	Ĩ	$R[rt] = \{24'b0, M[R[rs] + SignExtImm](7:0)\} $ (2)	0 / 24 _{hex}
Load Halfword Unsigned	lhu	I	$R[rt] = \{16'b0, M[R[rs] + SignExtImm](15:0)\}$ (2)	0 / 25 _{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$	f _{hex}
Load Word	lw	I	R[rt] = M[R[rs]+SignExtImm] (2)	0 / 23 _{hex}
Nor	nor	R	$R[rd] = \sim (R[rs] R[rt])$	0 / 27 _{bex}
Or	nor	R	R[rd] = R[re] R[rt]	0 / 251
Or On Issued Lists	01	T I	R[iu] = R[is] R[ii] $P[rt] = P[rs] ZaraEvtImm $ (3)	d.
Or Immediate	ori	1	R[t] = R[tS] = 2etoExtimum (5)	Θ_{hex}
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	07 Zahex
Set Less Than Imm.	slti	Ι	R[rt] = (R[rs] < SignExtimm) ? 1:0 (2)	a _{hex}
Set Less Than Imm. Unsigned	slti	I I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0 (2)(6)	b _{hex}
Set Less Than Unsigned	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0 (6)	0 / 2b _{hex}
Shift Left Logical	sll	R	$R[rd] = R[rs] \leq shamt$	0 / 00 _{hex}
Shift Right Logical	srl	R	R[rd] = R[rs] >> shamt	0 / 02 _{hex}
Store Byte	sb	Ι	M[R[rs]+SignExtImm](7:0) = R[rt](7:0) (2)	28 _{hex}
Store Halfword	sh	I ·	M[R[rs]+SignExtImm](15:0) = R[rt](15:0) (2)	29 _{hex}
Store Word	SW	Ι	M[R[rs]+SignExtImm] = R[rt] (2)	2b _{hex}
Subtract	sub	R	R[rd] = R[rs] - R[rt] (1)	0 / 22 _{hex}
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]	0 / 23 _{hex}
Suchaer Chorgeres	(1) M	lay cat	use overflow exception	
	(2) Si	ignExt	$Imm = \{ 16 \{ immediate[15] \}, immediate[15] \}$	te }
	(3) Z	eroExt	$IImm = \{ 16\{1b'0\}, immediate \}$	2210)
	(4) B	ranch/	Addr = $\{ 14 \{ \text{immediate}[15] \}, \text{immediate} \}$	e, 2.60
	(6) 0	peranc	ds considered unsigned numbers (vs. 2 s	s comp.)
BASIC INSTRUCT	ION F	ORM	ATS	
D			rt rd shamt	funct

R	opcode		rs	rt	rd	shamt	funct
	31	26 25	21	20 16	15 11	10 . 6	5 0
I	opcode		rs	rt		immediat	е
	31	26 25	.21	20 16	15		0
J	opcode				address		
	31	26 25					0

ARITHMETIC CORE INSTRUCTION SET (2) OI							
	MNE-			FMT / FT/			
	MON-	FOR-		FUNCT			
NAME	IC	MAT	OPERATION	(Hex)			
Branch On FP True	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/			
Branch On FP False	bclf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/			
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0///1a			
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b			
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0			
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}$	11/11//0			
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft])?1:0	11/10//y			
FP Compare	c <i>.x</i> .d*	FR	$FPcond = ({F[fs], F[fs+1]} op {F[ft], F[ft+1]}) ? 1:0$	11/11//y			
* (x is eq. 1t. 0	orle) (op is	= <, or <=) (v is 32, 3c, or 3e)				
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3			
FP Divide Double	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}$	11/11//3			
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2			
FP Multiply		TID	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11/ /2			
Double	mul.d	FK	{F[ft],F[ft+1]}	11/11//2			
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1			
FP Subtract	1. 1	ED	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	11/11//1			
Double	sub.a	FK	${F[ft],F[ft+1]}$	11/11//1			
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)) 31///			
Load FP	1 - 2 - 1	т	F[rt]=M[R[rs]+SignExtImm]; (2)) 35///			
Double	Taci	T	F[rt+1]=M[R[rs]+SignExtImm+4]	5511			
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10			
Move From Lo	mflo	R	R[rd] = Lo	0 ///12			
Move From Control	1 mfc0	R	R[rd] = CR[rs]	16 /0//0			
Multiply	mult	R	${Hi,Lo} = R[rs] * R[rt]$	0//-18			
Multiply Unsigned	multu	R	${Hi,Lo} = R[rs] * R[rt] $ (6)) 0///19			
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)) 39///			
Store FP	1 - 1	T	M[R[rs]+SignExtImm] = F[rt]; (2)) 3d//-			
Double	sdc1	1	M[R[rs]+SignExtImm+4] = F[rt+1]	Ju = / = = / = = /			

FLOATING POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31	5 25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	e
	31 2	5 25 21	20 16	15		0

PSEUDO INSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	$if(R[rs] \leq R[rt]) PC = Label$
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \leq R[rt]) PC = Label$
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	1i,	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

Copyright 2005 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed.

1000	LO, DAGE		SION, P	19011		ULS			
MIPS	(1) MIPS	(2) MIPS		Daai	Hexa-	ASCII	Daai	Hexa-	ASCII
pcode	funct	funct	Binary	Deci-	deci-	Char-	Deci-	deci-	Char-
31.26)	(5.0)	(5.0)		mal	mal	acter	mal	mal	acter
1)			00.0000		0	NUU	64	40	acter
(1)	211	auu.j	00 0000	1	1	SOU	65	40	
		sub.J	00 0001	1	1	SOH	05	41	A
	srl	mul. <i>f</i>	00 0010	2	2	SIX	66	42	В
jal	sra	div.f	00 0011	3	3	ETX	67	43	С
peq	sllv	sqrt.f	00 0100	4	4	EOT	68	44	D
one		abs.f	00 0101	5	5	ENQ	69	45	E
olez	srlv	mov.f	00 0110	6	6	ACK	70	46	F
oatz	srav	neg.f	00.0111	7	7	BEL	71	47	G
addi	ir		00 1000		- 8	BS	72	- 48	
addiu	j_ jalr		00 1001	0	0	HT	73	40	I
ales.	Jarr		00 1001	10	7	III IE	73	49	I I
SILL	novz		00 1010	10	a	LF	74	48	J
SICIU	movn	0	00 1011		D	V I	15	40	K
andi	syscall	round.w.f	00 1100	12	С	FF	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	М
kori		ceil.w.f	00 1110	14	е	SO	78	4e	N
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	0
	mfhi	<u> </u>	01 0000	16	10	DLE	80	50	Р
(2)	mthi		01 0001	17	11	DC1	81	51	0
	mflo	mowz f	01 0010	18	12	DC2	82	52	R
	mtlo	movnf	01 0011	10	13	DC3	83	53	S
		moving	01 0101	20	13	DC3	0.5	55	- D
			01 0100	20	14	DC4	04	54	1
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	Х
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	1a	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	1
			01 1100	28	10	FS	92	50	L .
			01 1100	20	1d	CS .	02	54	1
			01 1101	29	10	US DC	95	50	
			01 1110	30	le	KS	94	Se	
			01 1111	31	11	US	95	51	_
lb	add	cvt.s.f	10 0000	32	20	Space	96	60	
lh	addu	cvt.d.f	10 0001	33	21	!	97	61	а
lwl	sub		10 0010	34	22	17	- 98	62	b
Lw	subu		10 0011	35	23	#	99	63	с
Lbu	and	cvt.w.f	10 0100	36	24	S	100	64	d
lhu	or		10.0101	37	25	0/0	101	65	e
lwr	vor		10 0110	38	26	æ	102	66	f
LWL	NOT		10 0111	20	20	,	102	67	1
	1101		10 1000	- 40	27	(103		8
sid and			10 1000	40	28	(104	08	n
sn			10 1001	41	29)	105	69	1
swl	slt		10 1010	42	2a	*	106	6a	J
ЗW	sltu		10 1011	43	2b	+	107	6b	k
			10 1100	44	2c	,	108	6c	1
			10 1101	45	2d	-	109	6d	m
swr			10 1110	46	2e		110	6e	n
cache			10 1111	47	2f	/	111	6f	0
11	tae	c.f.f	11 0000	48	30	0	112	70	p
lwc1	taeu	c up f	11 0001	40	31	1	113	71	9
Lwo2	+1+	c. og f	11 0010	50	22	2	114	71	4
LWCZ	LIL .	c.eq.	11 0010	50	32	2	114	72	ľ
prei	LICU	c.ueq.	11 0101	51	33	3	115	73	S
	teq	c.olt./	11 0100	52	34	4	116	74	t
ldc1		c.ult.	11 0101	53	35	5	117	75	u
Ldc2	tne	c.ole <i>f</i>	11 0110	54	36	6	118	76	V
		c.ule.f	11 0111	55	37	7	119	77	W
		c.sf.f	11 1000	56	38	8 -	120	78	X
swc1		c.ngle.f	11 1001	57	39	9	121	79	V
swc2		c seaf	11 1010	58	3a		122	72	7
		c.pcl.f	11 1011	50	31		122	74	5
		e.ngi.j	11 1100	59	30	,	125	70	1
		c.it.j	11 1100	60	30	~	124	70	
sac1		c.nge.j	11 1101	01	30	-	125	/d	}
sdc2		c.le.f	11 1110	62	3e	>	126	7e	~
		c.ngt.f	11 1111	63	3f	?	127	7f	DEL

(1) opcode(31:26) == 0

(2) opcode(31:26) == $17_{\text{ten}} (11_{\text{hex}})$; if fmt(25:21)== $16_{\text{ten}} (10_{\text{hex}}) f = s$ (single); if fmt(25:21)== $17_{\text{ten}} (11_{\text{hex}}) f = d$ (double)

IEEE 754 FLOATING POINT STANDARD

IEEE Single Precision and

Double Precision Formats:

S

31 30

(3)

$(-1)^{S} \times (1 + Fraction) \times 2^{(Exponent)}$	nt - Bias
where Single Precision Bias = 1 Double Precision Bias = 1023.	27,

Exponent

Exponent Fraction Object 0 0 ± 0 0 ≠0 ± Denorm 1 to MAX - 1 anything ± Fl. Pt. Num. MAX 0 ±∞ MAX ≠0 NaN S.P. MAX = 255, D.P. MAX = 2047 Fraction

(4

IEEE 754 Symbols



DATA ALIGNMENT

Word				Word			
Half	Word	Half	Word	Half	Word	Half	Word
Byte							

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS

B D		Interrupt Mask		Exception Code	
31	15		8 6		2
		Pending		U	EI
		Interrupt		M	L E
	15			4	1 0

BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable **EXCEPTION CODES**

Num ber	Name	Cause of Exception	Num ber	Name	Cause of Exception		
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception		
4	AdÈ	Address Error Exception	10	RI	Reserved Instruction		
	L	(load or instruction fetch)	10	ICI	Exception		
5	AdES	AdES	Address Error Exception	11	CnU	Coprocessor	
		(store)		Сро	Unimplemented		
6	IDE	IDE	IRE	Bus Error on	12	Ov	Arithmetic Overflow
0	IDL	Instruction Fetch	1 2	01	Exception		
7	DBE	Bus Error on Load or Store	13	Tr	Trap		
8	Sys	Syscall Exception	15	FPE	Floating Point Exception		

SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

		PRE-		PRE-		PRE-		PRE-
	SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
	$10^3, 2^{10}$	Kilo-	$10^{15}, 2^{50}$	Peta-	10-3	milli-	10-15	femto-
	$10^6, 2^{20}$	Mega-	$10^{18}, 2^{60}$	Exa-	10-6	micro-	10-18	atto-
	$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10-9	nano-	10-21	zepto-
	$10^{12}, 2^{40}$	Tera-	$10^{24}, 2^{80}$	Yotta-	10-12	pico-	10-24	yocto-
The symbol for each prefix is just its first latter, except u is used for migro								

Copyright 2005 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed.

Scratch space