Assignment #2

EEL4713

Peter Borenstein

January 28th, 2012

Introduction

This assignment focused on propagation delays of two basic devices, multiplexers and D-flipflops. The registers used in this course are 32 bits wide. Various sized muxes were made leading up to a 32 bit 2:1 mux. A component was built that zero or sign extends a 16 bit number to a 32 bit number. It is important to pay attention to propagation to set the right clock speed. If a clock were to trigger in the middle of propagation, the device would be processing garbage data.

Design and testing

The multiplexers were built first. The 2:1 multiplexer has to inputs, in0 and in1, and the select input, sel, chooses which input is seen at the output. The inputs used were 1, 5 and 32 bits wide. There were only two inputs , so the select signal was only one bit.

	1 bit mux	5 bit mux	32 bit mux
Worst delay	11.7ns	13.6ns	18.5ns

Q 3.2: Rs, Rt, and Rd are represented by 5 bit numbers because there are 32 registers. 5 bits can make 32 combinations, or one for ever register.

Q 3.5: The propagation increased as the size of the mux increased. This indicates that the chip being used cant simple arrange muxes in parallel.

The 32 bit register was created next. The register has an input, D, and an output Q. Q acquires and holds the value of D if the write bit is true during a rising clock edge. The clock edge could be falling if the designer chose it to be so. There is an asynchronous clear that sets the values of Q to zero. The delay for Q to acquire the value D is 13 ns.

Q 3.5: The clock period must be greater than the largest propagation delay. For the register to work properly, the clock cannot be faster than 77MHz.

The extender was built last. Immediate instructions only have 16 bits to work with due to limited instruction length. A 32 bit number is needed to perform arithmetic functions with 32 bit numbers. This device compensates for that by filling in the upper 16 bits with 0's or 1's for negative numbers. A zero extender was built that takes in a 16 bit number and outputs a 32 bit number with its upper 16 bits set to 0. Then a sign extender was built to fill in the upper 16 bits of the output with 1's. These devices are combined and a one bit select signal is created to choose between the two.

Textbook questions

```
Appendix
```

```
Mux code:
library ieee;
use ieee.std logic 1164.all;
entity mux1 is
port ( sel : in std logic;
      in1, in0 : in std logic vector(31 downto 0); --31 can be changed for the 5 and 1 bit muxes
       output : out std logic vector(31 downto 0)
       );
end mux1;
architecture behavior of mux1 is
begin
       with sel select
                                            --with select select lol
                                             -- output= sel and in1 or not sel and in0
       output<=
                      in1 when '1',
                      in0 when others;
end behavior;
Register code:
library ieee;
use ieee.std_logic_1164.all;
entity reg32 is
port ( D
                      : in std_logic_vector(31 downto 0);
       clk, clr, wr
                      : in std_logic;
       Q
                      : out std_logic_vector(31 downto 0)
       );
end reg32;
architecture behavior of reg32 is
begin
       process(clk, clr)
       begin
              if clr='1' then
                                            --clr sets Q to 0 asynchronously
                      Q<=(others=>'0');
              elsif(clk'event and clk='1' and wr='1')then -- conditions for Q to obtain a value
                      Q<=D;
              end if;
       end process;
```

Zeroext, Signext, and Extender code: library ieee; use ieee.std logic 1164.all; entity extender is : in std logic vector(15 downto 0); port (in0 --input is 16 bits in std logic; sel : out0 : out std logic vector(31 downto 0) --output is 32 bits); end extender; architecture behavior of extender is begin with sel select out0<= x"ffff"&in0 when '1', x"0000"&in0 when others; end behavior; architecture behavior of zeroext is begin out0<= x"0000"&in0; --concatenate with 0's end behavior; architecture behavior of signext is begin out0<= x"ffff"&in0 --concatenate with 1's end behavior; 7FFF FFFF 7FFF DOOOOFFF FFF7FF FFFFFFF 350 ns Cursor 1 727 ns The extender fills the upper 16 bits with 1s or 0s determined by sel. On the left half of the waveform, sel is 0 so the uppper bits are filled with 0. On the right, sel=1 and the uppper bits of out0 are all 1. the delay is 9.7ns



vector is not important. I used it to simulate all the input values.

At the cursor we see that the ouput changed at 161.2 ns. this is because in1 chagned at 100 ns. Our delay is 11.2 ns.

* -	Msgs											
· → /mux1_tb/in1	15	15										
	1A	1A								0B		
/mux1_tb/sel	1											
	12	15			Ľ	1A				<u>)0</u>	A (OB	
Arr State S	400 ns		100	ns		120	ns	140	ns	160) ns	18
🔓 🌽 🤤 Cursor 1	113.21 ns			1	13.:	21 ns						

Here we have a 5 bit 2:1 mux. The select is changed. The output changes from in1 to in2. The output changes 13.2ns after the select bit switched due to propigation delay.

/in1 /in0	4444444 AAAAAAAA	444444 AAAAA											
/sel /output	0 44444444	AAAAA	AAA							4	44444	44	
Now	400 ns	45 ns		50	ns	55 ns	60	ns	65 ns	· · · ·		70	ns
Cursor 1	66.748 ns								ŧ	6.748	s ns		

The is the waveform of a 32 bit 2:1 mux. A select change is shown. The output changes to in0 16.7ns after the select bit changes.

\$ 1+		Msgs	1															
/mux1	_tb/in0	7FFF	0000					7FF						FFFF				
	_tb/out0	FFFF7FFF					FFFF	F7FFF)FFI	FFFFF					
4	Now	300 ns	Dns 100 ns) ns	1		i i la		200) ns		i i la		300 r
🔒 🧨 👄	Cursor 1	110.545 ns	110	110.545 ns														

The sign extender sets the upper 16 bits of the output to 1. the cursor points out a 10.5 ns delay. the redix is hexadecimal

∕ ⊶	Msgs											
+	7FFF	0000		7FFF					FFFF			
<u>−</u> /mux1_tb/out0	00007FFF	00000000			0000	7FFF)0000	FFFF		
🛎 📰 💿 👘 Now	3863509.243 ns		400	ns			450 ns	500) ns		550 ns	1.1.1
🔓 🌽 🤤 Cursor 1	410.545 ns			410.5	45 ns							

Here we have a zero extention. The inputs are 7FFF and FFFF. We see the upper 16 bits of the output are set to zero after a 10.5ns delay.

1334BCD 1234BCD 1234BCD 1234BCD 1234BCD 1234BCD 10000000 10000000 10000000 10000000 100000000 100000000 1000000000000000000000000000000000000	•	H- /reg32_tb/d	Ⅲ –� /reg32_tb/q	/reg32_tb/dr	/reg32_tb/dk	/reg32_tb/wr	/reg32_tb/dken		0	This is a 32 t
		1234	1234	0	1		en 1	Now	ursor 1	vit registe
	Msgs	ABCD	HABCD					470 ns	32.898 ns	r. It is set
		1234ABCD	00000					Succession (1997) Succession (G	to 0x000
					-			-	32.898 r	000
		000000000	34ABCD					50 ns	SL	00 initialy
								-		, then to
								100 ns		0x1234
								-		abcd, ai
								i I i i i 150 ns		nd then
								-		to 0xA
								1 - 200 ns		BCD12
								-		234. Th
								-		le clk
								250 ns		period
								-		l is 40 r
propagation delay										
ation delay										propag
lelay					L			-		ation o
								350 ns		delay is
about										about
								400 ns		13ns a
Xecti234		ABCD				5				s see
1234		1234								n at t
450112	Í		ABCD 123					450		the
1234			4					ns i i		

cursor (the clock triggered the change at 20 ns).