

Rachel Kreynin

1/29/2012

EEL4713C:

Assignment 2

1. Introduction

In order to design a microprocessor that supports the MIPS instruction set, fundamental components must first be created in preparation for construction of a datapath and controller. This assignment focuses on creating a 1-bit, 5-bit, and 32-bit multiplexer, a 32-bit register, and a sign and zero extender that will later be connected to read R, I, and J-type instructions.

2. Design and Testing:

A multiplexer is a component that selects one signal from several signals, based on “select” input signals and outputs one signal. Figure 1.1 shows the internal design of a 2-to-1 multiplexer. The “select” input signal is decoded and ANDed with each input signal and then ORed with the outputs of each AND gate, giving the selected output signal. Figure 1.2 displays the truth table for the 2-to-1 multiplexer. Figure 1.3 is the VHDL code for a 1-bit mux and figure 1.4 is the functional simulation waveform. Using the Cyclone II EP2C8T144C8 FPGA, the calculated propagation delay for a 1-bit mux is approximately 10.9 nanoseconds. See appendix for the VHDL code and test benches of a 5-bit and 32-bit multiplexer.




Figure 1.1

I ₁	I ₀	A	D
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Figure 1.2

```
1  --Rachel Kreynin
2  --2 to 1 Mux
3  library ieee;
4  use ieee.std_logic_1164.all;
5  use ieee.numeric_std.all;
6
7  entity mux1 is
8  port (
9      in0, in1    : IN std_logic;
10     Sel         : IN std_logic;
11     O           : OUT std_logic
12 );
13 end mux1;
14
15 architecture behavior of mux1 is
16 begin
17     O <= in0 when Sel = '0' else
18         in1;
19 end behavior;
```

Figure 1.3





Figure 1.4

Figure 1.5 shows the functional and timing simulation of a 5-bit mux, including propagation delays using a Cyclone II EP2C8T144C8 FPGA, which is measured to be about 13.5 nanoseconds. Figure 1.6 shows the functional and timing simulation of a 32-bit mux, with a propagation delay of approximately 14.7 nanoseconds. It is apparent that the 32-bit mux has longer propagation delays than the smaller multiplexer components because of the wider bus size.






Figure 1.5




Figure 1.6

The MIPS microprocessor uses 32 32-bit registers to quickly store and load bits, hence why the field size of the “rs,” “rt,” and “rd” partition of the instruction are each 5-bits wide (31 in binary is “11111”). Internally, a register consists of D-flip flops, which output previously stored data or new data. The flip flops in the register are reliant on the falling or rising edge of the clock for synchronization and form the basic storage unit in hardware design. See figure 2.1 for the VHDL code for a 32-bit register and figure 2.2 for the simulation. Since the worst-case propagation delay for the register is about 9.2 nanoseconds, the clock rate must exceed approximately 18.4 MHz – 20 MHz. For the test bench used in Altera’s ModelSim, see appendix.

```

1  --Rachel Kreyenin
2  -- 32-bit Register
3
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use ieee.numeric_std.all;
7
8  entity reg32 is
9      generic (
10         WIDTH : positive := 32);
11     port (
12         D           : IN std_logic_vector(WIDTH-1 downto 0);
13         wr, Clk, clr : IN std_logic;
14         Q           : OUT std_logic_vector(WIDTH-1 downto 0)
15     );
16 end reg32;
17
18 architecture behavior of reg32 is
19     SIGNAL Q_Temp : std_logic_vector(WIDTH-1 downto 0); --internal signal; input and output type
20
21
22 begin
23     process(Clk, clr)
24     begin
25         if (clr = '0') then --Active-Low Reset
26             Q_Temp <= (others => '0'); --32 bits all set to '0'
27         elsif (rising_edge(Clk)) then
28             if (wr = '1') then
29                 Q_Temp <= D; --Input new data on true 'wr'
30             else
31                 Q_Temp <= Q_Temp; --Hold previous data
32             end if;
33         end if;
34     end process;
35
36     Q <= Q_Temp; --Simple assignment; Output Q always equals Q_Temp
37
38 end behavior;

```

Figure 2.1





Figure 2.2

The MIPS architecture consists of three types of instructions: R-type, I-type, and J-type, and all instructions are 32-bits long. However, I-type and J-type instructions require a method of extending the size of a binary number to 32-bits in order to perform arithmetic with an ALU. Therefore, two components, a zero extender and a sign extender, are implemented to carry out those instructions. Instructions like "immediate OR" require a zero extender to OR a 32-bit number with the 16-bit number immediately addressed and instructions like immediate loading require a sign extender to preserve the value of 16-bit number in the instruction. Therefore, a 32-bit mux is used to select the correct value. Figure 3.1 shows the VHDL code for the "extender" component. For the zero extender and sign extender, see appendix. In figure 3.2, the timing simulation represents the function of the extender, including propagation delays. For the test bench used in simulation, see appendix.

```

1  --Rachel Kreyinin
2  -- Extender
3
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use IEEE.STD_LOGIC_ARITH.ALL;
7  use IEEE.STD_LOGIC_SIGNED.ALL;
8
9  entity extender is --top level entity
10
11     port (
12         in0      : in std_logic_vector(15 downto 0);
13         Sel      : in std_logic;
14         out0     : out std_logic_vector(31 downto 0)
15     );
16 end extender;
17
18 architecture behavior of extender is
19
20     signal zero_out0, sign_out0 : std_logic_vector(31 downto 0); --internal signals to connect output port to input port of mux32
21
22 begin
23
24     U_ZERO: entity work.zeroext
25         PORT MAP(in0 => in0, out0 => zero_out0); --implicit assignment
26
27     U_SIGN: entity work.signext
28         PORT MAP(in0 => in0, out0 => sign_out0);
29
30     U_MUX32: entity work.mux32
31         PORT MAP(zero_out0, sign_out0, Sel, out0); --mux used to select between zero or sign extension
32
33
34 end behavior;

```

Figure 3.1




Figure 3.2

EL4713C

ASSIGNMENT 2

Chapter 2: 2.11.4-6, 2.14.1-3, 2.21.1-2

2.11.4) 'a' represents an R-type instruction
'b' represents an I-type instruction

2.11.5) 'a' - `sub $V1, $V0, $V1`
subtracts values in `$V1 - $V0` and stores them into `$V1` register

'b' - `lw $a4, $V0, 4`
loads word from value in register `$V0 + 4` to registers `$a4`

2.11.6) a- $\overset{31}{0000} \overset{26}{00001100100011000001000}$
OP RS RT RD SHAMT FUN
b- $10001100001001000000000000000000$
(const x 4)

2.14.1) $i = 22, j = 5$

a) `add $t1, $t0, $zero`
`SLL $t1, 9`

$31 - (i-3) = 14$	14
FIELD	
$31 - 17 = 14$	

b) `add $t1, $t0, $zero`
`SLL $t1, 9`
`ORI $t1, 0xFFFFFFFF`

2.14.2) $i = 4, j = 0$

a) `add $t1, $t0, $zero`
`SLL $t1, 28`

b) `add $t1, $t0, $zero`
`SLL $t1, 10`
`ORI $t1, 0xFFFFFFFF`

2.14.3) $i = 31, j = 28$

a) `add $t1, $t0, $zero`

b) `add $t1, $t0, $zero`
`SRL $t1, 4`
`ORI $t1, 0xFFFFFFFF`

2.21.1) $0x7FFF\ FFFC$, $0x1000\ 8000$
 $\$00 - \$a3$, $\$r0$ $x-y+my_global$

a)

.data

my_global: .word 100

```
MAIN:  addi  $a0, 10
       addi  $a1, 20
       addi  $sp, $sp, -4
       sw   $ra, ($sp)
       lw   $a2, my_global
       addi $sp, $sp, 4
FUNC:  ADD  $v0, $a1, my_global
       SUB  $v0, $v0, $a0
       jr  $ra
```

b)

my_global: .word 100

```
MAIN:  addi  $sp, $sp, 4
       sw   $ra, ($sp)
       addi $a0, 0
       lw   $a1, my_global
       addi $a1, 1
       jal  FUNC
       lw   $ra, ($sp)
FUNC:  addi  $v0, $a1, 1
       jr  $ra
```

Component Design

5-Bit Multiplexer

```
1  --Rachel Kreynin
2  --2 to 1 Mux
3  library ieee;
4  use ieee.std_logic_1164.all;
5  use ieee.numeric_std.all;
6
7  entity mux5 is
8      generic(
9          WIDTH : positive := 5); --generic map with default value 5; can change per instance
10     port (
11         in0, in1    : IN std_logic_vector(WIDTH-1 downto 0);
12         Sel         : IN std_logic;
13         O           : OUT std_logic_vector(WIDTH-1 downto 0)
14     );
15     end mux5;
16
17     architecture behavior of mux5 is
18     begin
19         O <= in0 when Sel = '0' else --conditional assignment
20             in1;
21     end behavior;
```

32-Bit Multiplexer

```
1  --Rachel Kreynin
2  --2 to 1 Mux
3  library ieee;
4  use ieee.std_logic_1164.all;
5  use ieee.numeric_std.all;
6
7  entity mux32 is
8      generic(
9          WIDTH : positive := 32);
10     port (
11         in0, in1    : IN std_logic_vector(WIDTH-1 downto 0);
12         Sel         : IN std_logic;
13         O           : OUT std_logic_vector(WIDTH-1 downto 0)
14     );
15     end mux32;
16
17     architecture behavior of mux32 is
18     begin
19
20         O <= in0 when Sel = '0' else
21             in1;
22     end behavior;
```

Zero Extender

```
1  --Rachel Kreynin
2  -- Zero Extension
3
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use ieee.numeric_std.all;
7
8  entity zeroext is
9
10     port (
11         in0      : in std_logic_vector(15 downto 0);
12         out0     : out std_logic_vector(31 downto 0)
13     );
14 end zeroext;
15
16 architecture behavior of zeroext is
17
18     begin
19
20         out0 <= x"0000" & in0;
21
22     end behavior;
```

Sign Extender

```
1  --Rachel Kreynin
2  -- Sign Extension
3
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use IEEE.STD_LOGIC_ARITH.ALL; --Allows sxt function
7  use IEEE.STD_LOGIC_SIGNED.ALL;
8
9  entity signext is
10
11     port (
12         in0      : in std_logic_vector(15 downto 0);
13         out0     : out std_logic_vector(31 downto 0)
14     );
15 end signext;
16
17 architecture behavior of signext is
18
19     begin
20
21         out0 <= sxt(in0, out0'length); --sign extends to the length of the output signal
22
23     end behavior;
```

Test Benches

5-Bit Multiplexer

```
1  --Rachel Kreymin
2  --Test Bench
3
4  LIBRARY ieee;
5  USE ieee.std_logic_1164.all;
6  USE ieee.numeric_std.all;
7
8  ENTITY mux5_tb IS
9  END mux5_tb;
10
11  --Component Declaration
12  ARCHITECTURE behavior OF mux5_tb IS
13
14  SIGNAL in0, in1, out0 : STD_LOGIC_VECTOR(4 downto 0);
15  SIGNAL Sel           : STD_LOGIC;
16
17  BEGIN
18  --Component Instatiation
19  UUT:      ENTITY work.mux5
20  PORT MAP (in0, in1, Sel, out0); --implicit port map
21
22  in0 <= "01011"; --inputs values to test
23  in1 <= "11111";
24
25  process
26  begin
27
28  for i in 0 to 200 loop --cycle between Sel = '1' and '0'
29      Sel <= '0';
30      wait for 50ns;
31      Sel <= '1';
32  end loop;
33
34  WAIT FOR 500ns;
35  REPORT "SIMULATION FINISHED!";
36  WAIT;
37
38  END PROCESS;
39  --End Test Bench
40  END;
```

32-Bit Multiplexer

```
1  --Rachel Kreymin
2  --Test Bench
3
4  LIBRARY ieee;
5  USE ieee.std_logic_1164.all;
6  USE ieee.numeric_std.all;
7
8  ENTITY mux32_tb IS
9  END mux32_tb;
10
11  --Component Declaration
12  ARCHITECTURE behavior OF mux32_tb IS
13
14  SIGNAL in0, in1, out0 : STD_LOGIC_VECTOR(31 downto 0);
15  SIGNAL Sel           : STD_LOGIC;
16
17  BEGIN
18
19  --Component Instatiation
20  UUT:      ENTITY work.mux32 --Unit Under Test: mux32
21  PORT MAP (in0, in1, Sel, out0);
22
23  in0 <= x"F47CD539"; --32-bit values to be test
24  in1 <= x"C885EFBC";
25
26  process
27  begin
28
29  for i in 0 to 200 loop
30      Sel <= '0';
31      wait for 50ns;
32      Sel <= '1';
33
34  end loop;
35
36  WAIT FOR 500ns;
37  REPORT "SIMULATION FINISHED!";
38  WAIT;
39
40  END PROCESS;
41  --End Test Bench
42  END;
```


32-Bit Register

```
1  --Rachel Kreynin
2  --Test Bench
3
4  LIBRARY ieee;
5  USE ieee.std_logic_1164.all;
6  USE ieee.numeric_std.all;
7
8  ENTITY reg32_tb IS
9  END reg32_tb;
10
11  --Component Declaration
12  ARCHITECTURE behavior OF reg32_tb IS
13
14     SIGNAL D, Q          : STD_LOGIC_VECTOR(31 downto 0);
15     SIGNAL wr, Clk, clr  : STD_LOGIC;
16
17
18  BEGIN
19
20     --Component Instatiation
21     UUT: ENTITY work.reg32
22          PORT MAP (D => D, wr => wr, Clk => Clk, clr => clr, Q => Q);
23
24
25     process
26     begin
```

```

27
28 for i in 0 to 500 loop --loop rising and falling clock
29     clk <= '0';
30     wait for 20 ns;
31     clk <= '1';
32     wait for 20 ns; --40 ns per cycle
33 end loop;
34 end process;
35
36 process
37
38     begin
39
40     clr    <= '1'; --active-low asynchronous clear/reset false
41     wr    <= '0'; --write false
42     D     <= (others => '0'); --D is cleared
43
44     wait for 80 ns;
45
46     clr    <= '1';
47     wr    <= '1'; --D value set
48     D     <= x"1234ABCD"; --new D value to be written
49
50     wait for 40 ns;
51
52     wr <= '0'; --hold value
53
54     wait for 400 ns; --holds value for 10 cycles
55
56     wr    <= '1';
57     D     <= x"ABCD1234"; --new value set
58
59     wait for 80 ns; --hold value for two cycles
60
61     clr <= '0'; --reset
62
63     wait for 80 ns;
64
65     WAIT FOR 500 ns;
66     REPORT "SIMULATION FINISHED!";
67     WAIT;
68
69 END PROCESS;
70 --End Test Bench
71
72 END;
```

Extender

```
1  --Rachel Kreynin
2  --Test Bench
3
4
5  LIBRARY ieee;
6  USE ieee.std_logic_1164.all;
7  USE ieee.numeric_std.all;
8
9  ENTITY extender_tb IS
10  END extender_tb;
11
12  --Component Declaration
13  ARCHITECTURE behavior OF extender_tb IS
14
15  SIGNAL in0          : STD_LOGIC_VECTOR(15 downto 0);
16  SIGNAL out0         : STD_LOGIC_VECTOR(31 downto 0);
17  SIGNAL Sel          : STD_LOGIC;
18
19
20  BEGIN
21
22  --Component Instatiation
23  UUT:      ENTITY work.extender
24  PORT MAP (in0 => in0, Sel => Sel, out0 => out0);
25
26
27  process
28  begin
29
30  for k in 0 to 200 loop --loops select values and input values
31  in0 <= x"7FFF"; --sign extend 0's
32  Sel <= '0';
33  wait for 200ns;
34  Sel <= '1';
35  wait for 200ns;
36  in0 <= x"FFFF"; --sign extend 1's
37  Sel <= '0';
38  wait for 200ns;
39  Sel <= '1';
40  wait for 200ns;
41  end loop;
42  WAIT FOR 500ns;
43  REPORT "SIMULATION FINISHED!";
44  WAIT;
45
46  END PROCESS;
47  --End Test Bench
48
49  END;
```