
ASSIGNMENT 4

LONG NGUYEN

EEL4713


3/17/2012

INTRODUCTION

In this lab I worked on designing a single cycle MIPS processor which executed the 29 Core Instructions. Parts from the previous lab 2 were combined with additional hardware in order to create the mips_core file in this lab. A major goal of this lab is to make sure the all the instructions work for the next labs.


DESIGN AND TESTING


The following is the single cycle datapath. A more detailed datapath can be found in the bdf files,




LAB4_DEMO


The lab4_demo file tests many of the instructions further. As before, the branch functions were not able to be fixed just yet. The simulation up to that section is as follows:









Branch here0 begins after this instruction . The loop should decrement ra(1) until it is 0. Here1 does the same for ra(2). Here2 should also decrement ra(3), however, the malfunction begins to throw the instructions off.





LAB4_INSTTEST

This test is supposed to demonstrate the functionality of all 29 instructions. However, due to time constraints, I was only able to do some, and hope to troubleshoot the rest after this lab is turned in.



The current functionality of the datapath is limited due to the failure to implement several instructions. Work will continue on adding the necessary hardware to perform the last instructions needed before the next assignment.

TIMING SIMULATION SPEED

Timing analysis of the processor was performed in Quartus. For some reason, the aluctrl was clocked as well.

Slow Model Fmax Summary				
	Fmax	Restricted Fmax	Clock Name	Note
1	31.07 MHz	31.07 MHz	clk	
2	31.66 MHz	31.66 MHz	mclk	
3	64.61 MHz	64.61 MHz	alu32control:aluctrl control[0]	
4	334.45 MHz	225.43 MHz	InstructionMem:instmem altsyncram:altsy...t altsyncram_b971:auto_generated q_a[0]	limit due to hold check
5	417.71 MHz	120.34 MHz	InstructionMem:instmem altsyncram:altsy... altsyncram_b971:auto_generated q_a[26]	limit due to hold check

CONCLUSION

Without a properly functioning datapath, I am unable to satisfactorily conclude this assignment. The datapath is however very close to being finished and troubleshooting should not take too long, though it is longer than I have to turn this paper in. All VHDL and BDF files are included in the submission.