Assignment 5 Report

Long Nguyen EEL4713 4/18/2012

SECTION I: INTRODUCTION

This lab focuses on taking the previous lab's single cycle processor and implementing a pipelined processor. A pipelined processor takes the single cycle processor and overlaps instructions over the course of several stages. The book provides an example of a program being executed in both a single cycle and pipelined processor.



It is evident that this approach is much more efficient and faster. This does not mean the pipeline increases the rate instructions are completed, it simply increases the throughput of the processor and does not affect execution time. The pipeline will have 5 stages, instruction fetch, instruction decode, execution, memory access, and write back. Instruction fetch will retrieve instructions from memory. The pipeline will then read the register file while decoding the instructions. The next stage will execute the instructions. Following that, data memory will be read and accessed as needed. The final stage writes the result back into the register file.

Pipelining introduces hazards into the processor. These vary from data to structural and control hazards. A common cause of the hazards is the possibility that data read by an instruction isn't written to a register in time for the next instruction to use. Hazards mainly deal with similar issues when reading registers and from memory and the timing of the instruction. In order to solve these hazards, the pipeline also introduces a Hazard Detection Unit and a Forwarding unit. These new hardware pieces add stalls to the pipeline or flush the registers as needed to solve the hazards.



Stalls create bubbles in the pipeline after an instruction so that as the next instruction progress, there is a gap or bubble between the previous. A forwarding unit that data early from registers later in an instruction and passes it on early to the next instruction. This avoids conflicts where an instruction needs data written from the previous instruction, for example the result from an alu is called before the WB stage in a previous instruction.

The hazard table is as follows, provided by the magnificent TA Scott:

	R	AI	L	S	JR	LUI	В	JAL
	1a: exmem.rd=idex.rs(1)			1a: exmem.rd=idex.rs(1)			1a: idex.rd=ifid.rs(stall)	
	=idex.rt(2)			=idex.rt(2)			=ifid.rt(stall)	
	2a: memwb.rd=idex.rs(3)			2a: memwb.rd=idex.rs(3)			2a: exmem.rd=ifid.rs(8)	
	=idex.rt(4)	1a: exmem.rd=idex.rs(1)	1a: exmem.rd=idex.rs(1)	=idex.rt(4)	1a: idex.rd=ifid.rs(stall)		=ifid.rt(10)	
	3a: memwb.rd=ifid.rs(5)	2a: memwb.rd=idex.rs(3)	2a: memwb.rd=idex.rs(3)	3a: memwb.rd=ifid.rs(5)	2a: exmem.rd=ifid.rs(8)		3a: memwb.rd=ifid.rs(5)	
R	=ifid.rt(6)	3a: memwb.rd=ifid.rs(5)	3a: memwb.rd=ifid.rs(5)	=ifid.rt(6)	3a: memwb.rd=ifid.rs(5)		=ifid.rt(6)	
	1a: exmem.rt=idex.rs(1)			1a: exmem.rt=idex.rs(1)			1a: idex.rt=ifid.rs(stall)	
	=idex.rt(2)			=idex.rt(2)			=ifid.rt(stall)	
	2a: memwb.rt=idex.rs(3)			2a: memwb.rt=idex.rs(3)			2a: exmem.rt=ifid.rs(8)	
	=idex.rt(4)	1a: exmem.rt=idex.rs(1)	1a: exmem.rt=idex.rs(1)	=idex.rt(4)	1a: idex.rt=ifid.rs(stall)		=ifid.rt(10)	
	3a: memwb.rt=ifid.rs(5)	2a: memwb.rt=idex.rs(3)	2a: memwb.rt=idex.rs(3)	3a: memwb.rt=ifid.rs(5)	2a: exmem.rt=ifid.rs(8)		3a: memwb.rt=ifid.rs(5)	
AI	=ifid.rt(6)	3a: memwb.rt=ifid.rs(5)	3a: memwb.rt=ifid.rs(5)	=ifid.rt(6)	3a: memwb.rt=ifid.rs(5)		=ifid.rt(6)	
	1a: ifid.rt=pre.rs(stall)			1a: ifid.rt=pre.rs(stall)			1a: ifid.rt=pre.rs(stall)	
	=pre.rt(stall)			=pre.rt(stall)			=pre.rt(stall)	
	2a: memwb.rt=idex.rs(3)			2a: memwb.rt=idex.rs(3)			2a: idex.rt=pre.rs(stall)	
	=idex.rt(4)	1a: ifid.rt=pre.rs(stall)	1a: ifid.rt=pre.rs(stall)	=idex.rt(4)	1a: ifid.rt=pre.rs(stall)		=pre.rt(stall)	
	3a: memwb.rt=ifid.rs(5)	2a: memwb.rt=idex.rs(3)	2a: memwb.rt=idex.rs(3)	3a: memwb.rt=ifid.rs(5)	2a: idex.rt=pre.rs(stall)		3a: memwb.rt=ifid.rs(5)	
L	=ifid.rt(6)	3a: memwb.rt=ifid.rs(5)	3a: memwb.rt=ifid.rs(5)	=ifid.rt(6)	3a: memwb.rt=ifid.rs(5)		=ifid.rt(6)	
S								
JR								
	1a: exmem.rt=idex.rs(11)			1a: exmem.rt=idex.rs(11)			1a: idex.rt=ifid.rs(17)	
LUI	=idex.rt(12)	1a: exmem.rt=idex.rs(11)	1a: exmem.rt=idex.rs(11)	=idex.rt(12)	1a: idex.rt=ifid.rs(17)		=ifid.rt(19)	
	2a: memwb.rt=idex.rs(13)	2a: memwb.rt=idex.rs(13)	2a: memwb.rt=idex.rs(13)	2a: memwb.rt=idex.rs(13)	2a: exmem.rt=ifid.rs(18)		2a: exmem.rt=ifid.rs(18)	

	=idex.rt(14) 3a: memwb.rt=ifid.rs(15) =ifid.rt(16)	3a: memwb.rt=ifid.rs(15)	3a: memwb.rt=ifid.rs(15)	=idex.rt(14) 3a: memwb.rt=ifid.rs(15) =ifid.rt(16)	3a: memwb.rt≕ifid.rs(15)	=ifid.rt(20) 3a: memwb.rt=ifid.rs(15) =ifid.rt(16)	
В							
JAL	1a: exmem.31=idex.rs(21) =idex.rt(22) 2a: memwb.31=idex.rs(23) =idex.rt(24) 3a: memwb.31=ifid.rs(25) =ifid.rt(26)	1a: exmem.31=idex.rs(21) 2a: memwb.31=idex.rs(23) 3a: memwb.31=ifid.rs(25)	1a: exmem.31=idex.rs(21) 2a: memwb.31=idex.rs(23) 3a: memwb.31=ifid.rs(25)	1a: exmem.31=idex.rs(21) =idex.rt(22) 2a: memwb.31=idex.rs(23) =idex.rt(24) 3a: memwb.31=ifid.rs(25) =ifid.rt(26)	1a: idex.31=ifid.rs(27) 2a: exmem.31=ifid.rs(28) 3a: memwb.31=ifid.rs(25)	1a: idex.31=ifid.rs(27) =ifid.rt(29) 2a: exmem.31=ifid.rs(28) =ifid.rt(30) 3a: memwb.31=ifid.rs(25) =ifid.rt(26)	

SECTION 2:

Textbook Questions (Blue book 4th edition)

4.12.1) A pipelined processor has a clock cycle that accommodates the longest hardware unit which is memory storage and load. A single cycle non pipelined processor has a clock cycle of the longest instruction ie the total time it takes for one instruction to move through each stage of the processor.
a) pipeline: 500ps unpipelined: 300+400+350+500+100 = 1650 ps
b) pipeline: 200ps unpipelined: 800ps

4.12.2)

a) latency for lw is 5*500=2500ps in pipelined unpipelined is total clock time, 1650ps
b) latency is 5*200=1000ps unpipelined is 800ps

4.12.3)

a) The MEM stage should be split in order to decrease the overall clock cycle time.

b) Since IF is the highest latency, that stage should be split to increase clock cycle time.



Read after write: IN to add 2 Add to add 2 and sw add 2 to SW Write after read: IN to add 1 Write after wate: IN to add 2

and \$1,\$2,\$3 IF - REG - Ex - MEN WB SW \$2,\$2(\$1) IF - REG - Ex - MEN - WB IW \$1,9(\$2) IF - REG - Ex - MEN - WB ALL \$2,\$2,\$1 IF - REG - Ex - MEN - WB Read after write: add to SW IW to add Write after wate: \$2 add to SW \$10 to add Write after wate: add to IW Write after wate: add to IW



4.24.1)

T, T, NT, T 3/4 Always taken 1/4 Not taken T, T, T, NT, NT 3/5 Always taken 2/5 NG taken 4.24.2) a) all outcomes preducted are wrong b) only one preduction is correct: Third taken is correct

```
4.24.3)

a) T, T, NT, T, T, T, NT, T, T, NT, T ...

NT NT T NT T T T T T T T T T

H pettern repeats forever, accurracy is 3/4

b) T, T, T, NT, NT, T, T, T, NT, NT

NT NT T T NTTT T T NT T T T

ACCURACY IS 2/5
```

SECTION 3: INSTRUCTION DEMONSTRATION

This section will show the simulation of the working pipeline using the lab4demo.mif. However due to reasons to be expounded upon later, this pipeline is faulty. As such anything that works will be explained and any faults will be shown.

First off, the pipeline can be seen correctly incrementing PC and Inst Fetch as the clock cycles go on. 5 clock cycles should produce the first WB stage which is then written to ra(1) as seen in the figure.

clk	1																			الكارز	
PCOUT	00400011	00400001	00400002	00400003	00400004	00400005	0040000	004	00007	00400008	00400009	0040000	A 0040	роов (ос	40000C	0040000D	0040000E	004000	IOF (0040	0010 0	400
inst	2042FFFF	0000000	34010004	34020003	34030005	3C1E0FFF	37DEFFF	FC (30)45678	34844BCD	30050000	0085282	20 23DE	0004 00	853020	AFC50000	8FC50000	2021FF	FF (1420	FFF9	42F
INSTOUT	2042FFFF	34010004	34020003	3403000	15 3C1E0FFF	37DEF	FFFC 3C	045678	34844BCD	3005000	00852	2820 23	DE0004	00853020	AFC50000) <u>(8FC500</u>	0 2021	FFF <u>(1</u>	420FFF9	2042FFFF	2
ra(31)	00000000	0000000																			
ra(30)	00010000	PC is incremeneted	d accordingl	y as clock	cycles begin					OFFF0000	0000FFFC						00010000				
ra(29)	00000000	0000000																			
ra(16)	00000000	0000000																			
ra(7)	00000000	0000000									Pi	roblems b	begin her	e as the							
ra(6)	00004BCD	0000000									in	correct s	- um is sav	ad into ra	(4)			000048	ICD		
ra(5)	00000000	0000000										correct s	unn 15 5av		(7)						
ra(4)	00004BCD	0000000		First `	WB stage is							5678000	0000 000	4BCD							
ra(3)	00000005	0000000		comp	leted after 5	cycles		<u>Xooo)</u>	00005												
ra(2)	0000003	0000000				-,	0000000)3					S	nould be	56784BC						
ra(1)	00000004	0000000				00000004															
ra(0)	00000000	0000000																			
Now	1599480000	ps pe	200000 ps	4000	00 ne	600000	ne	80000	0 ne	10000	1111111111	12000	00 pc	1400	1	16000	00 pc	1800	000 pc	2000	000.05
Cursor 1	1995100	ps	200000-05	4000	00 93	000000	23	-80000	o pa	100000	70 p3	12000	00-95	1400	500 95	10000	100 ps	1800	000 p3	1995	100 ps

After nights of trouble shooting, however, the pipeline could not correctly write ra(30) in the right cycle. However, I was able to stall the pipeline and add a clock cycle before the addition takes place in ra(4). While I was able to stall, it still was not performing as it should and in the end did not help.

clk		1																		
PCO	TUC	00400011	00040000B	0040000C	0040000D	0040000E	0040000F	00400010	00400011		00400012 00	400013	00400014		00400015	00400016	00400017	00400	018	
inst		2042FFFF	0 23DE0004	00853020	AFC50000	8FC50000	2021FFFF	1420FFF9	2042FFFF	20C61111	14	40FFFD	2063FFFF (0	0C60820		2030C100	1460FFFC	0C100	0C0 3C	070040
INS		2042FFFF	23DE0 00853020	AFC50000	8FC50000	2021FF	FF (1420FFF	9 2042FFFF	20C6111	1	1440FFFD	2063FFFF	00C60820		2030C10	0 (1460	FFC 00100)0C0 [C070040	
ra(:		0000000	0000000																	
ra(:		00010000	0000FFF¢			00010000														
ra(:		0000000	0000000							Nhile som	e instructions o	ontinue								
ra(0000000	0000000	Problems c	ontinue wit	h the													(FF	FFC103
ra(0000000	0000000						t	o pertorm	correctly, the p	ipeline								
ra(6)	00004BCD	0000000	WB stage v	writing in the	e 📕	00004B¢D		d	loes not su	ccessfully work	with	χο	0005CDE						
ra(0000000	0000000	incorrect cl	ock cycle		hazard d				etection									
ra(•		00004BCD	5 00004BCD						j "	azard det										
ra(:		00000005	00000005						ļ							00000004				
ra(:		0000003	0000003						ļ		<u>(00</u>	000002								
ra(00000004	00000004						ļ	0000003								00008	9BC	
ra(0000000	0000000						ļ											
	Now	1599480000 ps	14	00000 ps	1) ps	1800000 ps	20	00000 ps	2200	000 ps	2400000 ps	2600	1 1000 ps	28000	oo ps	3000000	ps	32000	00 ps
	Cursor 1	1995100 ps						199	5100 ps											

Because I was unable to get the simulation working, the rest of values began to skew as the incorrect operations were performed. However, I can compare the simulation with the pipeline without hazard detection used in the first checkpoint of the lab and the values do match up correctly.

clk		0																								i T
mclk		0							luuu				UПП					UГ								
PCout		00400000	00400000	00400001	00400002	00400003 004	00004 0040	00005 0	0400006	00400007	0040000	8 00400	009 00	10000A 0	040000B 004	10000C	0040000D	00400	00E 00	410008	00410009	0041000A	0041000	B 00410	00 <u>0</u> 00	11000D
WriteD		000000000000000	0000)00000000000	0	00000	000 00001111	00001111	01010110.	01010110		0101	10	001 0	10101100	00000000	0101011	0 0000.		0000000	. 1010)	0 0001	0	11 0000	00000	101100	0000)
z		1																								
q		00000000	34010004	3402000	3 34030	005 3C1E0FFF	37DEFFFC	3C045678	34844BC	30050	000 0085	2820 2	3DE0004	00853020	AFC50000	8FC5000	10 2021F	FFF 1	420FFF9	00852820) 23DE000	4 008530	20 AFC	50000 81	C50000	2021FFF
ra(31)		00000000	00000000																							
ra(30)		00000000	00000000),0FF	F0000 (OFFF	FFFC					10	00000								10000004				
ra(29)		00000000	00000000											<u> </u>												
ra(16)		0000000 There remains a problem with WB at this inst																								
ra(7)		000 This sime	ulation demon	strates t	he corre	ectly function	ing pipeli	ne with	n an mcl	k. 📃																
ra(6)		0000000	0000000 and	without	+ hazard	detection							CF0979A						0368E367		67					
ra(5)		00000000	00000000			detection					56784BCD							j,	ACF0979A							
ra(4)		00000000	00000000					5	6780000	56784BCD																
ra(3)		00000000	0000000			0000005																				
ra(2)		00000000	0000000		00000003																					
ra(1)		00000000	0000000 (0	0000004														00000	003							
ra(0)		0000000	0000000																							
	Now	1657200000 ps		1 1 1	4000	1 I I I	i i i	800000 pc			120000 20			1600000 mg			200000 m			1 1	2400000 85			1.1		
	Cursor 1	0 ns	0 pc			50 p3		-0000	oo po			1200	000-95			1000000				2000				24000	00.90	

The simulation correctly runs through the instructions up until the final instructions of the lab4demo mif file.

There are a number of possible reasons why the pipeline failed to work correctly. To troubleshoot my pipeline I began by checking the signal path in the bdf (Yes I built it in BDF because I could visually see everything easier). Screenshots of the BDF are attached in the Appendix of the lab report. Following example pipelines in the book and in the lecture slides, everything should be correctly wired. Moving on, I checked my controller signals. I am mostly confident that the controller signals do not change because of the additional pipeline registers. With that in mind, since the pipeline correctly functions without hazard detection it stands to reason that something went wrong when adding the Hazard Detection Unit. Before adding a stall to the pipeline, I tried performing a flush of the registers as this would be more effective. To do this, I tied the Branch Detection logic gates to the clr functions of the pipeline registers. If a branch was detected, the registers would flush, clearing the instructions that were loaded beforehand. Flushing caused anomalies in the pipeline register which did not help solve what was wrong with the pipeline. I rebuilt the pipeline twice from scratch and encountered the same problems. This made me think that the hardware vhdl files I wrote were wrong but simulating the hardware did not produce any results. Needless to say, this leads to the present with no progress being made.

SECTION 4: HAZARD DETECTION

Without a working pipeline I did not move in further into this simulation. However, I will decode the mif as best as I can. The numbered mif file is as follows:

1- lui \$5, 0x0302 2- ori \$5, \$5, 0x0100 3- ori \$6, \$0, 2312 4- lui \$29, 0x1000 5- sw \$5, 0(\$29) 6- sh \$6, 4(\$29) 7- ori \$6, \$0, 2826 8- sh \$a2, 6(\$29) 9- lui \$30, 4096 10- ori \$30, \$30, 8 11- add \$15, \$30, \$0 12- notmain: 13- lbu \$18, 0(\$29) 14- lbu \$17, 4(\$29) 15- add \$16, \$17, \$18 16- slti \$10, \$16, 11 17-beq \$10, \$0, case2 18- add \$17, \$16, \$18 19- j case3 20- case2: 21- sub \$17, \$16, \$18 22- case3: 23- slti \$10, \$17, 11 24-beg \$10, \$0, case4 25- add \$18, \$17, \$16 26- j end 27- case4: 28- sub \$18, \$16, \$17 29- end: 30-sb \$18, 0(\$fp) 31- addi \$30, \$30, 1 32- addi \$29, \$29, 1 33-bne \$29, \$15, notmain 34- ori \$19, \$0, 8 35- subu \$29, \$29, \$19 36-lw \$1, 0(\$29) 37-lw \$2, 4(\$29) 38-lw \$3, 8(\$29) 39-lw \$4, 12(\$29) 40- here: 41- j here

From line 1 to 2,\$5 is loaded in the first instruction but also ORI in the second instruction. This would require a stall in order for ORI to correctly perform.

From line9 to line 10, line 11, the consecutive LUI and ORI and ADD instructions share the same registers creating a data hazard that can be solved with stalling.

From line 13 to line 15, \$18 needs to be forward in order avoid data dependence.

From line 14 to 15, there is a data hazard involving \$17 that can be solved with forwarding.

Line 17, 24, and 33 have branch instructions which create need to be stalled or flushed.

The program ends with 4 LW instructions that load the registers a0-a4 with the following values: 110a0908,03020100,00000b0a,00000000.

APPENDIX

BDF Screen captures



IF/ID



ID/EX



EX/MEM and MEM/WB