1. (12 pts) What are three drawbacks for taking a single cycle to execute each instruction?
   1) Shorter instructions still have to wait even though their done quicker
   2) Single cycle instructions cannot be pipelined for greater speed.
   3) The critical path is much longer and results in a slower clock speed

2. (6 pts) If you were to add a no-op instruction (the instruction performs no operation) to the MIPS ISA and considering the multi-cycle datapath, how many cycles would this instruction require?
   2 cycles - Fetch and decode
   Really it just needs enough time to add 4 to the current PC and then load it back in.

3. (5 pts) Which of the following statements are potential arguments for MIPS to have 32 general-purpose registers (GPRs) $r0-$r31 instead of 64 GPRs? Mark all that apply.
   - The ALU can be made smaller with 32 GPRs (less hardware)
   - The register file can be faster with 32 GPRs (smaller means less propagation delay)
   - The use of a 32-bit architecture implies the use of 32 GPRs (simpler but does not necessarily imply)
   - Encoding of R-type instructions with 64 GPRs would lead to very few opcodes available in the 32-bit instruction word (faster adder would be larger leaves fewer bits for opcodes)
   - The control logic is simpler with 32 GPRs (should not affect logic larger buses must be 32 vs. 64 bits)

4. (10 pts) The MIPS “jump and link” instruction implicitly stores the PC+4 value to a fixed register (R31). Discuss the implications, if any, if the ISA was changed such that any arbitrary register could be specified.
   If an arbitrary register were chosen it would make things more complicated because we would have to remember which register we stored it in. This causes problems for the jump register operation which assumes the return address is in R31. Thus insl. can jump to the value in any register and jump distance is reduced.
5. (7 pts) Which method, callee or caller saved registers, may result in fewer assembly instructions and why.

Caller saved registers because when there is a function call there will be fewer registers that need to be pushed and popped on the stack. Each register that needs to be kept means an extra 2 instructions (sw before, lw after).

6. (10 pts) In MIPS ISA the source registers are fixed ($rs$ and $sr$), while the destination register can be $srd$ (R-type) or $srt$ (I-type). Why is this approach preferable to keeping the destination register fixed and the source registers different?

If the source registers were not fixed it would require more hard ware for the extra mux and we would not be able to speculatefully load the registers. The processor would take longer because the registers would not be loaded until the instruction decode was complete.

7. (50 pts total) Consider the addition of a new instruction into the MIPS instruction set given the multi-cycle instruction execution implementation. This instruction, `inc2`, is used to automatically increment the values stored in both registers $srd$ and $srt$ in a single instruction (i.e., $srd = srd + 1$ and $srt = srt + 1$).

a) (10 pts) Discuss why this instruction cannot be supported by the current multi-cycle datapath?

This instruction cannot work because

1. The register $srd$ cannot be accessed via a read (only a write)
2. The ALU does not have an increment function nor
   is there a way to load a 1 into the ALU

It is not necessary but would make the execution time faster if there were an additional register between the register file and the ALU to temporary store the

no mention of 2 ALU ops +
2 reg. file writes in 1 inst.
b) (15 pts) If the instruction cannot be supported by the current multi-cycle datapath, discuss the architectural and control logic changes, at a high level, that are necessary to support this instruction.

1. Add a 2:1 Mux going into the register file where RS is currently. Add a 1-bit control signal to specify which bit the Mux loads, Rd or Rs.

2. Add an ALU function that increments ib by 1. This is a pretty straightforward step in VHDL, when opcode = increment, output = ib + 1;

3. The state machine will need an extra state to allow for both registers to be loaded and incremented. Should look like this:

   Instruction fetch \[\rightarrow\] Decode ALU = Inc \[\rightarrow\] Execute ALU = Inc \[\rightarrow\] Execute \(R_{66} \leftarrow Rd\) \[\rightarrow\] Execute \(R_{11} \leftarrow \text{new} \) \[\rightarrow\] Execute \(L_{11} \leftarrow \text{new} \) Rd
d) (15 pts) How many cycles will this new instruction require? What will be done on each cycle?

It should take five cycles.

1. Instruction fetch
2. Decode - new mux speculatively loads $rt$ onto bus
3. Execute - ALU selects increment and target register accepts value of $rt+1$
4. Execute/store - new mux loads $rd$ onto bus while $rw$ selects $rt$ register to write the new value in from the target register
5. Execute - ALU selects increment and target register accepts value of $rt+1$
6. Store - $rw$ selects $rd$ register to write the new value in from the target register

(c) (5 pts) Does the clock cycle time need to change to support this new instruction?

The clock speed should be fine as the new instruction is using the ALU the same as the others.

f) (5 pts) What instruction type (I-, R-, J-type) would be most appropriate for this instruction and why?

This should be an R-type instruction because it uses the $rd$ register which is only accessible via the R-type format. Also makes sense to use the R-type so that the ALU function may be specified in the "funct" field rather than taking up more "opcode" space.