I. (30 points total) Architectures:

Consider two pipelined implementations of the MIPS: P1 and P2. Assume there is a split level-one cache, with perfect (100%) hit rates.

- In P1, there are five stages (IF, ID, EX, MEM, WB) as discussed in class and in your lab. The clock rate is 2GHz, and the hit latency for both the instruction and the data caches is 1 cycle.
- In P2, the clock rate is increased to 3.0GHz but the number of pipeline stages is increased to 6: IF, ID, EX, MEM1, MEM2, WB. The MEM stage is divided into two separate stages: in the first stage (MEM1) the address for the memory access is used to index the cache and compare tags; in the second stage (MEM2), the data is retrieved from the cache (for a load) or stored in the cache (for a store).

A) (5 points) What is the best-case throughput (in instructions per second) that each pipeline can achieve?

Best Case

\[
P_1 \; TP = \frac{1}{2 \text{GHz}} = 5 \text{ ns}
\]

\[
P_2 \; TP = \frac{1}{3 \text{GHz}} = 3.3 \text{ ns}
\]

B) (5 points) What is the worst-case throughput (in instructions per second) for each pipeline? Assume there are no stalls due to branches.

P1 worst case - stall every other instruction for loads

\[
P_1 \; TP = 5 \text{ ns} + 50\% (5 \text{ ns}) = 7.25 \text{ ns}
\]

P2 worst case - stall 2 cycles every other instruction for loads

\[
P_2 \; TP = 3.3 \text{ ns} + 50\% (6.6 \text{ ns}) = 6.6 \text{ ns}
\]
C) (20 points) Describe what additional hazards need to be detected in the P2 pipeline (with respect to P1). Describe which ones can be dealt with by forwarding, and which ones cause the pipeline to stall. (Consider only register-register operations, loads, and stores — don’t worry about branches).

For each hazard you specify, write down the comparison that is needed to detect the hazard condition (as done in the book e.g., if ID.rs == ID/EX.rd) and explain which pipeline registers need to be stalled under this condition, or what is the source and destination in the datapath for forwarding.

\[ IF \ ID\ EX\ MEM1\ MEM2\ WB \]

\[ if(\text{regwrite} = \text{MEM2} = 1) \]
\[ if(\text{to} = \text{ru} \rightarrow \text{MEM2}) \]
\[ if(\text{ru} = \text{ru} \rightarrow \text{MEM2}) \]

In P1 we must check for RAW hazards up to three cycles later.

For P2 we need to extend this an extra cycle. Therefore in the ID phase we will check to see if the registerwrite enable is active in EX, MEM1, MEM2, or WB. If they are we will then check to see if to or ru is equal to ru in any of these stages. The forwarding is the same except we will need extra mux space for data coming from the extra mem2 phase.

Now for loads we usually check one cycle after for hazards that may not be forwarded, we must extend this another stage back such that we check EX and MEM1. The stall will have to be extended to two clock cycles as well. This detection will work by comparing ru and to from ID with ru from EX and MEM1 when there is a load in EX or MEM1.
2. (30 points total) Caches:

A) (6 points) List the 3 Cs for cache miss classification.

- Compulsory (Cold Start)
- Conflict (Different Data Same Location)
- Capacity (Not Enough Space)

B) (4 points) A write buffer improves the performance of which cache write policy?

Write through - shortens time to write to lower level memories

C) (10 points) Given a two level cache hierarchy where the level one cache has a 1 cycle hit latency and 10 cycle miss penalty and the level two cache has a 50 cycle miss penalty, calculate the average memory access time if the level one cache hit rate is 10% and the level two cache hit rate is 50%.

\[
\text{Avg Access Time} = 1(1) + 9(10 + .5(50)) = 31.6 \text{ cycles}
\]

D) (10 points) Consider two level-one data caches; both are 2 bytes in size, 1 byte per block. Cache C1 is direct-mapped, cache C2 is 2-way set associative with LRU replacement. Suppose a program issues load instructions that access bytes of memory in the following sequence: 0, 1, 2, 0, 1, 2, 0, 1, 2, 0, ... for a large number of iterations. What is the approximate hit rate for C1 and C2?

C1 = 33%  
C2 = 0%

3. (25 points total) Queuing Theory:

A) (5 points) What is the disk (server) utilization if a disk gets 80 I/O requests per second and the average disk service time is 10 ms?

\[
\text{Utilization} = \left( \frac{80 \text{ I/O/sec}}{10 \text{ ms}} \right) \times 100\% = 80\%
\]

B) (10 points) What is the average system response time for the disk in part A)

\[
T_{\text{avg}} = T_{\text{wait}} + T_{\text{serv}}
\]

\[
T_{\text{avg}} = 10 \text{ ms} + 320 \text{ sec} = 320.01 \text{ sec}
\]

C) (10 points) What arrival rate in I/O requests per second would cause the system to saturate (server utilization > 100%)?

\[
\text{Utilization} = 100\% = \left( \frac{x \text{ I/O/sec}}{10 \text{ ms}} \right) 
\]

\[
x = 100 \text{ I/O/sec}
\]

Saturation occurs at arrival rate of 100 I/O/sec or greater.
4. (20 points total) Processor Evaluation:

Assume processors A and B have the following instruction mixes and cycles per instruction type:

<table>
<thead>
<tr>
<th>Instruction type</th>
<th>Processor A</th>
<th>Processor B</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mix</td>
<td>Cycles</td>
<td>Mix</td>
</tr>
<tr>
<td>Load/store</td>
<td>10%</td>
<td>40%</td>
</tr>
<tr>
<td>Branch</td>
<td>10%</td>
<td>10%</td>
</tr>
<tr>
<td>ALU</td>
<td>80%</td>
<td>60%</td>
</tr>
</tbody>
</table>

(a) (6 points) Calculate the CPI for each processor:

\[
\text{CPI}_A = 0.1(5) + 0.1(3) + 0.8(1) = 1.6
\]

\[
\text{CPI}_B = 0.4(5) + 0.1(3) + 0.6(1) = 2.9
\]

(b) (6 points) How much faster is processor A as compared to processor B?

\[
\text{Performance} = \frac{\text{CPI}_B}{\text{CPI}_A} \times \frac{\text{CLK}}{\text{CLK}}
\]

Impossible to compare without knowing CLK rates. By how much?

If we assume they're equal, then processor A is faster.

(c) (8 points) Suppose you want to make processor B faster than processor A and you choose to optimize the load/store operation. The optimization would reduce the number of cycles required by load/store operations by a whole number amount (i.e., 1, 2, 3, or 4 cycles instead of 5). If you only want to optimize load/store until the point that processor B is faster than processor A, is it possible to make processor B faster than processor A? If so, how many cycles will the optimized load/store require? Show your work to support your answer.

For B to be faster than A, the CPI must be smaller.

\[
\text{CPI}_A \geq \text{CPI}_B
\]

\[
1.6 \geq 0.4(x) + 0.1(3) + 0.6(1)
\]

\[
0.4x = 0.7
\]

\[
x = 1.75
\]

Yes

For B to be faster, the load/store operation must occur in 1 CLK cycle.
5. **(15 points total) Virtual memory:**

A) **(5 points)** List two advantages that virtual memory provides.

> Provides the illusion of a very large memory space for programmers to utilize and it is taken care of mostly by software so there is little extra timing expense. Also allows for larger applications.

B) **(5 points)** Page faults are typically handled by software routines instead of using dedicated hardware, however software is orders of magnitude slower than hardware. Explain why a software routine is still appropriate to handle page faults.

> Page faults occur in virtual memory and because the disk is so slow it makes no difference if it is handled in software or hardware timing wise. So to save the hardware we handle it in software.

C) **(5 points)** Since virtual addresses must be translated into physical addresses before indexing into a physically-indexed physically-tagged cache, this translation is on the critical path. What fundamental structure reduces the average translation time?

> Translation lookaside buffer (TLB) - this is a cache that stores address so that we may look them up faster.

**BONUS QUESTION (5 EXTRA CREDIT POINTS):**

What is the 4th cache miss? (I said I wouldn’t “test” you on this, but if you were paying attention in the review session you should get this)

> Forget name but I believe it occurs in parallel programming when two processors are trying to work on the same piece of data in the cache.

> Yes but need name.

**HAVE A NICE SUMMER!**