

EEL-4713 - Computer Architecture Single-Cycle Control Logic

EEL-4713 Renato Figueiredo

Recap: The MIPS Subset

- **ADD and subtract**
 - add rd, rs, rt
 - sub rd, rs, rt

31	26	21	16	11	6	0
op	rs	rt	rd	shamt	funct	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	
- **OR Imm:**
 - ori rt, rs, imm16


31	26	21	16	0
op	rs	rt	immediate	
6 bits	5 bits	5 bits	16 bits	
- **LOAD and STORE**
 - lw rt, rs, imm16
 - sw rt, rs, imm16
- **BRANCH:**
 - beq rs, rt, imm16
- **JUMP:**
 - j target

31	26	0
op	target address	
6 bits	26 bits	

EEL-4713 Renato Figueiredo

Recap: A Single Cycle Datapath


- We have everything except control signals (underline)
 - Today's lecture will show you how to generate the control signals



EEL-4713 Renato Figueiredo

The Big Picture: Where are We Now?

- The Five Classic Components of a Computer



- Today's Topic: Designing the Control for the Single Cycle Datapath


EEL-4713 Renato Figueiredo

Outline of Today's Lecture

- Recap and Introduction
- Control for Register-Register & Or Immediate instructions
- Control signals for Load, Store, Branch, & Jump
- Building a local controller: ALU Control
- The main controller
- Summary

EEL-4713 Renato Figueiredo

RTL: The ADD Instruction




- add rd, rs, rt
 - mem[PC] Fetch the instruction from memory
 - R[rd] <- R[rs] + R[rt] The actual operation
 - PC <- PC + 4 Calculate the next instruction's address

EEL-4713 Renato Figueiredo



Instruction Fetch Unit at the Beginning of Add / Subtract

- Fetch the instruction from Instruction memory: Instruction <- mem[PC]
 - This is the same for all instructions




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Add and Subtract




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Add and Subtract



◦ $R[rd] \leftarrow R[rs] + / - R[rt]$




EEL-4713 Renato Figueiredo

Instruction Fetch Unit at the End of Add and Subtract


◦ $PC \leftarrow PC + 4$

- This is the same for all instructions except: Branch and Jump




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Or Immediate




◦ $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[Imm16]$




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Or Immediate




◦ $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[Imm16]$




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Load




◦ $R[rt] \leftarrow \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Load




◦ $R[rt] \leftarrow \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Store




◦ $\text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\} \leftarrow R[rt]$




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Store




◦ $\text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\} \leftarrow R[rt]$




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Branch




◦ if $(R[rs] - R[rt] == 0)$ then Zero $\leftarrow 1$; else Zero $\leftarrow 0$




EEL-4713 Renato Figueiredo

Instruction Fetch Unit at the End of Branch




◦ if (Zero == 1) then PC = PC + 4 + SignExt[imm16]*4; else PC = PC + 4




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Jump




◦ Nothing to do! Make sure control signals are set correctly!




EEL-4713 Renato Figueiredo

Instruction Fetch Unit at the End of Jump




◦ PC \leftarrow PC<31:29> concat target<25:0> concat "00"



EEL-4713 Renato Figueiredo

Step 4: Given Datapath: RTL -> Control



EEL-4713 Renato Figueiredo

A Summary of Control Signals


inst	Register Transfer	Control Signals
ADD	$R[rd] \leftarrow R[rs] + R[rt];$	$PC \leftarrow PC + 4$ $ALUSrc = RegB, ALUctr = "add", RegDst = rd, RegWr, nPC_sel = "+4"$
SUB	$R[rd] \leftarrow R[rs] - R[rt];$	$PC \leftarrow PC + 4$ $ALUSrc = RegB, ALUctr = "sub", RegDst = rd, RegWr, nPC_sel = "+4"$
ORI	$R[rt] \leftarrow R[rs] + zero_ext(Imm16);$	$PC \leftarrow PC + 4$ $ALUSrc = Im, Extop = "Z", ALUctr = "or", RegDst = rt, RegWr, nPC_sel = "+4"$
LOAD	$R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)];$	$PC \leftarrow PC + 4$ $ALUSrc = Im, Extop = "Sn", ALUctr = "add", MemtoReg, RegDst = rt, RegWr, nPC_sel = "+4"$
STORE	$MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rs];$	$PC \leftarrow PC + 4$ $ALUSrc = Im, Extop = "Sn", ALUctr = "add", MemWr, nPC_sel = "+4"$
BEQ	if ($R[rs] == R[rt]$) then $PC \leftarrow PC + sign_ext(Imm16) 00$ else $PC \leftarrow PC + 4$	$nPC_sel = "Br", ALUctr = "sub"$

EEL-4713 Renato Figueiredo

A Summary of the Control Signals

See MIPS ref. chart


func	10 0000	10 0010	We Don't Care :-)				
op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
Branch	0	0	0	0	0	1	0
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	xxx



EEL-4713 Renato Figueiredo


*The Concept of Local Decoding

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop<N:0>	"R-type"	Or	Add	Add	Subtract	xxx



EEL-4713 Renato Figueiredo

The Encoding of ALUop




- In this exercise, ALUop has to be 2 bits wide to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, and (4) Subtract
- To implement the full MIPS ISA, ALUop has to be 3 bits to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)


	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx

EEL-4713 Renato Figueiredo

*The Decoding of the "func" Field



	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx



func<5:0>	Instruction Operation
10 0000	add
10 0010	subtract
10 0100	and
10 0101	or
10 1010	set-on-less-than



ALUctr<2:0>	ALU Operation
000	And
001	Subtract
010	Add
110	Or
111	Set-on-less-than

EEL-4713 Renato Figueiredo

The Truth Table for ALUctr

ALUop (Symbolic)	R-type	ori	lw	sw	beq	func<3:0>	Instruction Op.
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	0000	add
						0010	subtract
						0100	and
						0101	or
						1010	set-on-less-than

ALUop			func				ALU Operation	ALUctr		
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>		bit<2>	bit<1>	bit<0>
0	0	0	x	x	x	x	Add	0	1	0
0	x	1	x	x	x	x	Subtract	1	1	0
0	1	x	x	x	x	x	Or	0	0	1
1	x	x	0	0	0	0	Add	0	1	0
1	x	x	0	0	1	0	Subtract	1	1	0
1	x	x	0	1	0	0	And	0	0	0
1	x	x	0	1	0	1	Or	0	0	1
1	x	x	1	0	1	0	Set on <	1	1	1

ADD rd, rs, rt

EEL-4713 Renato Figueiredo

The Logic Equation for ALUctr<2>

ALUop			func				ALUctr<2>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	x	1	x	x	x	x	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

X Y Z A B C D
This makes func<3> a don't care

$$\begin{aligned}
 \text{ALUctr<2>} &= !\text{ALUop<2>} \& \text{ALUop<0>} + \\
 &\text{ALUop<2>} \& !\text{func<2>} \& \text{func<1>} \& !\text{func<0>} \\
 &= !X\&Z + X\&!A\&!B\&C\&!D + X\&A\&!B\&C\&!D \\
 &= !X\&Z + X\&!B\&C\&!D
 \end{aligned}$$

EEL-4713 Renato Figueiredo

The Logic Equation for ALUctr<1>

ALUop			func				ALUctr<1>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	0	0	x	x	x	x	1
0	x	1	x	x	x	x	1
1	x	x	0	0	0	0	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1


$$\text{ALUctr<1>} = \text{!ALUop<2>} \& \text{!ALUop<1>} + \text{ALUop<2>} \& \text{!func<2>} \& \text{!func<0>}$$

The Logic Equation for ALUctr<0>

ALUop			func				ALUctr<0>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	1	x	x	x	x	x	1
1	x	x	0	1	0	1	1
1	x	x	1	0	1	0	1

$$\text{ALUctr<0>} = \text{!ALUop<2>} \& \text{ALUop<1>} + \text{ALUop<2>} \& \text{!func<3>} \& \text{func<2>} \& \text{!func<1>} \& \text{func<0>} + \text{ALUop<2>} \& \text{func<3>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>}$$

The ALU Control Block



$$\begin{aligned} \text{ALUctr<2>} &= \text{!ALUop<2>} \& \text{ALUop<0>} + \text{ALUop<2>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>} \\ \text{ALUctr<1>} &= \text{!ALUop<2>} \& \text{!ALUop<1>} + \text{ALUop<2>} \& \text{!func<2>} \& \text{!func<0>} \\ \text{ALUctr<0>} &= \text{!ALUop<2>} \& \text{ALUop<1>} + \text{ALUop<2>} \& \text{!func<3>} \& \text{func<2>} \& \text{!func<1>} \& \text{func<0>} \\ &+ \text{ALUop<2>} \& \text{func<3>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>} \end{aligned}$$


Step 5: Logic for each control signal

$$\begin{aligned} \text{nPC_sel} &\leq \text{if (OP == BEQ) then EQUAL else 0} \\ \text{ALUsrc} &\leq \text{if (OP == "Rtype") then "regB" else "immed"} \\ \text{ALUctr} &\leq \text{if (OP == "Rtype") then func} \\ &\quad \text{"OR"} \quad \text{elseif (OP == ORI) then} \\ &\quad \quad \text{elseif (OP == BEQ) then "sub"} \\ &\quad \quad \text{else "add"} \\ \text{ExtOp} &\leq \underline{\hspace{2cm}} \\ \text{MemWr} &\leq \underline{\hspace{2cm}} \\ \text{MemtoReg} &\leq \underline{\hspace{2cm}} \\ \text{RegWr} &\leq \underline{\hspace{2cm}} \\ \text{RegDst} &\leq \underline{\hspace{2cm}} \end{aligned}$$

Step 5: Logic for each control signal

- $nPC_sel \leftarrow \text{if } (OP == BEQ) \text{ then } EQUAL \text{ else } 0$
- $ALUsrc \leftarrow \text{if } (OP == \text{"Rtype"}) \text{ then "regB" else "immed"}$
- $ALUctr \leftarrow \text{if } (OP == \text{"Rtype"}) \text{ then } func_{ct}$
 $\quad \text{elseif } (OP == ORI) \text{ then "OR"}$
 $\quad \text{elseif } (OP == BEQ) \text{ then "sub"}$
 $\quad \text{else "add"}$
- $ExtOp \leftarrow \text{if } (OP == ORI) \text{ then "zero" else "sign"}$
- $MemWr \leftarrow (OP == Store)$
- $MemtoReg \leftarrow (OP == Load)$
- $RegWr: \leftarrow \text{if } ((OP == Store) \parallel (OP == BEQ)) \text{ then } 0 \text{ else } 1$
- $RegDst: \leftarrow \text{if } ((OP == Load) \parallel (OP == ORI)) \text{ then } 0 \text{ else } 1$

The "Truth Table" for the Main Control




op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop <2>	1	0	0	0	0	x
ALUop <1>	0	1	0	0	0	x
ALUop <0>	0	0	0	0	1	x


The "Truth Table" for RegWrite

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	x	x	x


- $RegWrite = R\text{-type} + ori + lw$
 $= !op<5> \& !op<4> \& !op<3> \& !op<2> \& !op<1> \& !op<0>$ (R-type)
 $+ !op<5> \& !op<4> \& op<3> \& op<2> \& !op<1> \& op<0>$ (ori)
 $+ op<5> \& !op<4> \& !op<3> \& !op<2> \& op<1> \& op<0>$ (lw)



PLA Implementation of the Main Control




Putting it All Together: A Single Cycle Processor



EEL-4713 Renato Figueiredo

Worst Case Timing (Load)



EEL-4713 Renato Figueiredo


Drawback of this Single Cycle Processor

- Long cycle time:
 - Cycle time must be long enough for the load instruction:
 - PC's Clock -to-Q +
 - Instruction Memory Access Time +
 - Register File Access Time +
 - ALU Delay (address calculation) +
 - Data Memory Access Time +
 - Register File Setup Time +
 - Clock Skew
- Cycle time is much longer than needed for all other instructions

EEL-4713 Renato Figueiredo

Summary

- Single cycle datapath => clocks per instruction=1, clock cycle time => long
- 5 steps to design a processor
 1. Analyze instruction set => datapath requirements
 2. Select set of datapath components & establish clock methodology
 3. Assemble datapath meeting the requirements
 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 5. Assemble the control logic



- Control is the hard part
 - MIPS makes control easier
 - Instructions same size
 - immediates have same size & location
 - Source registers always in same place
 - Operations always on registers/immediates

EEL-4713 Renato Figueiredo