

EEL-4713 Computer Architecture Multipliers and shifters

Outline

- Multiplication and shift registers
 - Chapter 3, section 3.4
- Next lecture
 - Division, floating-point
 - 3.5 – 3.6

EEL-4713 Ann Gordon-Ross.1

EEL-4713 Ann Gordon-Ross.2

Deriving requirements of ALU

- Start with instruction set architecture: must be able to do all operations in ISA
- Tradeoffs of cost and speed based on frequency of occurrence, hardware budget
- MIPS ISA

MIPS arithmetic instructions

<i>Instruction</i>	<i>Example</i>	<i>Meaning</i>	<i>Comments</i>
◦ add	add \$1,\$2,\$3	\$1 = \$2 + \$3	3 operands; exception possible
◦ subtract	sub \$1,\$2,\$3	\$1 = \$2 - \$3	3 operands; exception possible
◦ add immediate	addi \$1,\$2,100	\$1 = \$2 + 100	+ constant; exception possible
◦ add unsigned	addu \$1,\$2,\$3	\$1 = \$2 + \$3	3 operands; no exceptions
◦ subtract unsigned	subu \$1,\$2,\$3	\$1 = \$2 - \$3	3 operands; no exceptions
◦ add imm. unsigned.	addiu \$1,\$2,100	\$1 = \$2 + 100	+ constant; no exceptions
◦ multiply	mult \$2,\$3	Hi, Lo = \$2 x \$3	64-bit signed product
◦ multiply unsigned	multu \$2,\$3	Hi, Lo = \$2 x \$3	64-bit unsigned product
◦ divide	div \$2,\$3	Lo = \$2 ÷ \$3,	Lo = quotient, Hi = remainder
◦ divide unsigned	divu \$2,\$3	Lo = \$2 ÷ \$3,	Hi = \$2 mod \$3
◦ Move from Hi	mfhi \$1	\$1 = Hi	Used to get copy of Hi
◦ Move from Lo	mflo \$1	\$1 = Lo	Used to get copy of Lo

EEL-4713 Ann Gordon-Ross.3

EEL-4713 Ann Gordon-Ross.4

MIPS ALU requirements

- Add, AddU, Sub, SubU, Addl, AddIU
=> 2's complement adder with overflow detection & inverter
- SLTI, SLTIU (set less than)
=> 2's complement adder with inverter, check sign bit of result
- BEQ, BNE (branch on equal or not equal)
=> 2's complement adder with inverter, check if result = 0
- And, Or, Andl, Orl
=> Logical AND, logical OR
- ALU from last lecture supports these ops

Additional MIPS ALU requirements

- Xor, Nor, Xorl
=> Logical XOR, logical NOR
- Sll, Srl, Sra
=> Need left shift, right shift, right shift arithmetic by 0 to 31 bits
- Mult, MultU, Div, DivU
=> Need 32-bit multiply and divide, signed and unsigned

EEL-4713 Ann Gordon-Ross.5

EEL-4713 Ann Gordon-Ross.6

MULTIPLY (unsigned)

- Paper and pencil example (unsigned):

Multiplicand	1000
Multiplier	1001
	1000
	0000
	0000
	1000
Product	01001000

- m bits x n bits = m+n bit product


- Binary makes it easy:

- 0 => place 0 (0 x multiplicand)
- 1 => place a copy (1 x multiplicand)

- 4 versions of multiply hardware & algorithm:

- successive refinement

Unsigned Combinational Multiplier: A * B




- Stage i accumulates $A * 2^i$ if $B_i == 1$

- Q: How much hardware for 32 bit multiplier? Critical path?

EEL-4713 Ann Gordon-Ross.7

EEL-4713 Ann Gordon-Ross.8


How does it work?



- at each stage, shift A left once more (effectively $A \times 2$)
- use next bit of B to determine whether to add in shifted multiplicand
- accumulate 2 n-bit partial products at each stage

EEL-4713 Ann Gordon-Ross.9

Same principle, less hardware, multi-cycled



EEL-4713 Ann Gordon-Ross.10


Improvements

- Same operations in each step
 - Shift, add
 - Shift – hardwired; add: separate adders in each stage = LOTS OF HARDWARE!
- Can reduce size by performing one step per cycle, reusing the adder
 - Using a shift register rather than hard-wiring
 - Multi-cycle instead of one long cycle
- Advantage: uses less hardware, may be pipelined
- Disadvantage: it may be slower due to pipelining overhead and unbalanced pipeline stages

EEL-4713 Ann Gordon-Ross.11

Unsigned shift-add multiplier (version 1)


- 64-bit Multiplicand reg, 64-bit ALU, 64-bit Product reg, 32-bit multiplier reg



Multiplier = datapath + control

EEL-4713 Ann Gordon-Ross.12

Multiply Algorithm Version 1: 0011 * 0010



Potential Optimizations

- In state 1:
 - Test multiplier for 0, exit
- Observation:
 - If multiplier[0] = 1, 2 cycles needed (add, then shifts)
 - If multiplier[0] = 0, 1 cycle needed (shifts only)
 - Before start, set multiplier and multiplicand intelligently
 - Multiplier as smallest value?
 - Find left-most 1 bit for each input, the right-most of those two bits is the smallest value, therefore exit sooner out of state 1
 - Multiplier as least number of ones?
 - X = 1000000 and Y = 0111111
 - If multiplier = X, 9 cycles
 - If multiplier = Y, 13 cycles


EEL-4713 Ann Gordon-Ross.14

Observations on Multiply Version 1

- 1 clock per add and shifts (can shift in parallel) => 32*2 clocks per multiply
- Half of bits in multiplicand always 0 => 64-bit adder is wasted
- 0's inserted in left of multiplicand as shifted => least significant bits of product never changed once formed
- Instead of shifting multiplicand to left, shift product to right?

MULTIPLY HARDWARE Version 2


- **32-bit** Multiplicand reg, **32-bit** ALU, **64-bit** Product reg, **32-bit** Multiplier reg



EEL-4713 Ann Gordon-Ross.15


EEL-4713 Ann Gordon-Ross.16

*Multiply Algorithm Version 2



EEL-4713 Ann Gordon-Ross.17


What's going on?



Multiplicand stays still and product moves right

EEL-4713 Ann Gordon-Ross.18


Multiply Algorithm Version 2



EEL-4713 Ann Gordon-Ross.19

Observations on Multiply Version 2


- Wasted space in the product register exactly matches size of multiplier
=> combine Multiplier register and Product register



EEL-4713 Ann Gordon-Ross.20

MULTIPLY HARDWARE Version 3


- 32-bit Multiplicand reg, 32-bit ALU, 64-bit Product reg, (0-bit Multiplier reg, Multiplier stored in LSBs of Product)



EEL-4713 Ann Gordon-Ross.21

Multiply Algorithm Version 3

Multiplicand Product
0010 0000 0011



EEL-4713 Ann Gordon-Ross.22

Observations on Multiply Version 3

- MIPS registers Hi and Lo are left and right half of Product
- Gives us MIPS instruction MultU
- How can you make it faster?
- What about signed multiplication?
 - easiest solution is to make both positive & remember whether to complement product when done (leave out the sign bit, run for 31 steps)
 - apply definition of 2's complement
 - need to sign-extend partial products and subtract at the end
 - Booth's Algorithm is elegant way to multiply signed numbers using same hardware as before and save cycles
 - can handle multiple bits at a time

Representing sequences of 1s as a difference

$$\begin{array}{ccccccccc}
 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\
 2^3 & 2^2 & 2^1 & 2^0 \\
 8 + 4 + 2 + 1 = 15 = 2^4 - 2^0 = 16 - 0
 \end{array}$$

$$\begin{array}{ccccccccccccc}
 0 & 0 & 0 & 0 & \dots & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\
 & & & & & & n-1 & n-2 & \dots & n-8 & & & & & & \\
 & & & & & & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\
 & & & & & & 2^{n+1} + 2^{n-1} + \dots + 2^{n-8} & = & 2^{n+1} - 2^{n-8}
 \end{array}$$

EEL-4713 Ann Gordon-Ross.23

EEL-4713 Ann Gordon-Ross.24

Representing sequences of 1s as a difference

- Why?

- $x = 2^n + 2^{n-1} + \dots + 2^k$
- $2x = 2^{n+1} + 2^n + \dots + 2^{k+1}$ (essentially shift left 1 bit)
- $2x - x = [2^{n+1} + 2^n + \dots + 2^{k+1}] - [2^n + 2^{n-1} + \dots + 2^k]$
- 2^n through 2^{k+1} cancel out
- $x = 2^{n+1} - 2^k$

- How is this useful?

- A sequence of $(n-k)$ 1s in a multiplier
 - $(n-k)$ adds, or
 - 1 add and 1 sub
- Look at each sequence of 1s and add together

EEL-4713 Ann Gordon-Ross.25

Motivation for Booth's Algorithm


- Example $2 \times 6 = 0010 \times 0110$:

$$\begin{array}{r}
 & 0010 \\
 \times & 0110 \\
 \hline
 + & 0000 & \text{shift (0 in multiplier)} \\
 + & 0010 & \text{add (1 in multiplier)} \\
 + & 0010 & \text{add (1 in multiplier)} \\
 + & 0000 & \text{shift (0 in multiplier)} \\
 \hline
 00001100
 \end{array}$$

- Replace a string of 1s in multiplier with an initial subtract when we first see a one and then later add for the bit after the last one.

EEL-4713 Ann Gordon-Ross.26

Booth's Algorithm Insight



Current Bit	Bit to the Right	Explanation	Example
1	0	Beginning of a run of 1s	000111 <u>10</u> 00
1	1	Middle of a run of 1s	00011 <u>11</u> 000
0	1	End of a run of 1s	<u>00</u> 1111000
0	0	Middle of a run of 0s	<u>00</u> 1111000

Speed motivation if shift faster than add

Replace a string of 1s in multiplier with an initial subtract when we first see a one and then later add for the bit after the last one


EEL-4713 Ann Gordon-Ross.27

Booth's Algorithm

1. Depending on the current and previous bits, do one of the following:
 - 00: a. Middle of a string of 0s, so no arithmetic operations.
 - 01: b. End of a string of 1s, so add the multiplicand to the left half of the product.
 - 10: c. Beginning of a string of 1s, so subtract the multiplicand from the left half of the product.
 - 11: d. Middle of a string of 1s, so no arithmetic operation.
2. As in the previous algorithm, shift the Product register right (arith) 1 bit.

EEL-4713 Ann Gordon-Ross.28

Booth's Algorithm



EEL-4713 Ann Gordon-Ross.29

Booths Example: $2(0010) * 7(0111) = 14(0000\ 1110)$

Operation	Multiplicand	Product	<i>l extra bit for comparison</i>	next?
0. initial value	0010	0000 0111 0		10 -> sub
1a. $P = P - m$	1110	+ 1110 1110 0111 0		shift P (sign ext)
1b.	0010	1111 0111 1		11 -> nop, shift
2.	0010	1111 1001 1		11 -> nop, shift
3.	0010	1111 1100 1		01 -> add
4a.	0010	+ 0010 0001 1100 1		shift
4b.	0010	0000 1110 0		done
			14	

EEL-4713 Ann Gordon-Ross.30

Booths Example: $2(0010) * -3(1101) = -6(1111\ 1010)$

Operation	Multiplicand	Product	next?
0. initial value	0010	0000 1101 0	10 -> sub
1a. $P = P - m$	1110 <i>add (-m)+1</i>	+ 1110 1110 1101 0	shift P (sign ext)
1b.	0010	1111 0110 1	01 -> add
2a.		0001 0110 1	shift P
2b.	0010	0000 1011 0	10 -> sub
3a.	0010	1110 1011 0	shift
3b.	0010	1111 0101 1	11 -> nop
4a		1111 0101 1	shift
4b.	0010	1111 1010 1	done

EEL-4713 Ann Gordon-Ross.31

MIPS logical instructions

Instruction	Example	Meaning	Comment
and	and \$1,\$2,\$3	\$1 = \$2 & \$3	3 reg. operands; Logical AND
or	or \$1,\$2,\$3	\$1 = \$2 \$3	3 reg. operands; Logical OR
xor	xor \$1,\$2,\$3	\$1 = \$2 \oplus \$3	3 reg. operands; Logical XOR
nor	nor \$1,\$2,\$3	\$1 = $\sim($2 $3)$	3 reg. operands; Logical NOR
and immediate	andi \$1,\$2,10	\$1 = \$2 & 10	Logical AND reg, constant
or immediate	ori \$1,\$2,10	\$1 = \$2 10	Logical OR reg, constant
xor immediate	xori \$1,\$2,10	\$1 = \sim2 & -10$	Logical XOR reg, constant
shift left logical	sll \$1,\$2,10	\$1 = \$2 << 10	Shift left by constant
shift right logical	srl \$1,\$2,10	\$1 = \$2 >> 10	Shift right by constant
shift right arithm.	sra \$1,\$2,10	\$1 = \$2 >> 10	Shift right (sign extend)
shift left logical	sllv \$1,\$2,\$3	\$1 = \$2 << \$3	Shift left by variable
shift right logical	srlv \$1,\$2, \$3	\$1 = \$2 >> \$3	Shift right by variable
shift right arithm.	srav \$1,\$2, \$3	\$1 = \$2 >> \$3	Shift right arith. by variable (sign extend)

EEL-4713 Ann Gordon-Ross.32

Shifters

Three different kinds:

logical-- value shifted in is always "0"



arithmetic-- on right shifts, sign extend



rotating-- shifted out bits are wrapped around (not in MIPS)




Note: these are single bit shifts. A given instruction might request 0 to 32 bits to be shifted!

EEL-4713 Ann Gordon-Ross.33

Combinational Shifter from MUXEs




8-bit right shifter



° How many levels for 32-bit shifter?

EEL-4713 Ann Gordon-Ross.34

General Shift Right Scheme using 16 bit example



If added Right-to-left connections could support Rotate (not in MIPS but found in other ISAs)

EEL-4713 Ann Gordon-Ross.35

Summary

- ° Instruction Set drives the ALU design
- ° Multiply: successive refinement to see final design
 - 32-bit Adder, 64-bit shift register, 32-bit Multiplicand Register
 - Booth's algorithm to handle signed multiplies
- ° What's Missing from MIPS is Divide & Floating Point Arithmetic

EEL-4713 Ann Gordon-Ross.36