


EEL-4713 - Computer Architecture Single-Cycle Control Logic

EEL-4713 Renato Figueiredo

Recap: The MIPS Subset


° ADD and subtract

- add rd, rs, rt
- sub rd, rs, rt



° OR Imm:

- ori rt, rs, imm16



° LOAD and STORE


- lw rt, rs, imm16
- sw rt, rs, imm16

° BRANCH:

- beq rs, rt, imm16

° JUMP:

- j target




EEL-4713 Renato Figueiredo

Recap: A Single Cycle Datapath

° We have everything except control signals (underline)


- Today's lecture will show you how to generate the control signals



EEL-4713 Renato Figueiredo

The Big Picture: Where are We Now?

° The Five Classic Components of a Computer




° Today's Topic: Designing the Control for the Single Cycle Datapath

EEL-4713 Renato Figueiredo

Outline of Today's Lecture

- **Recap and Introduction**
- **Control for Register-Register & Or Immediate instructions**
- **Control signals for Load, Store, Branch, & Jump**
- **Building a local controller: ALU Control**
- **The main controller**
- **Summary**


RTL: The ADD Instruction




- **add rd, rs, rt**
 - **mem[PC]** **Fetch the instruction from memory**
 - **R[rd] <- R[rs] + R[rt]** **The actual operation**
 - **PC <- PC + 4**
address **Calculate the next instruction's address**

Instruction Fetch Unit at the Beginning of Add / Subtract

- Fetch the instruction from Instruction memory: `Instruction <- mem[PC]`
 - This is the same for all instructions




The Single Cycle Datapath during Add and Subtract




-
- The diagram illustrates the RISC-V processor architecture with the following components and connections:
- Instruction Fetch Unit:** Receives $Branch = 0$, $Jump = 0$, and Clk . It outputs $Instruction <31:0>$ to the ALU and Data Memory. It also outputs Rt , Rs , Rd , and $Imm16$ to other units.
 - 32 32-bit Registers:** Receives $RegDst = 1$ and $RegWr = 1$. It has inputs Rd and Rt (red) and outputs Rw , Ra , and Rb (red). It receives $busW$ and Clk . It outputs $busA$ (red) to the ALU and $busB$ (red) to the ALU and a Mux.
 - ALU:** Receives $ALUctr = Add or Subtract$ and $busA$ (red). It outputs $Zero$ and 32 to the ALUSrc Mux and Data Memory.
 - ALUSrc Mux:** Receives 0 and $busB$ (red). It outputs 32 to the ALU and $ALUSrc = 0$ to the Data Memory.
 - Data Memory:** Receives $WrEn$, Adr (from the ALU), and Clk . It outputs 32 to the Data Mux.
 - Data Mux:** Receives 0 and 32 from the Data Memory. It outputs 32 to the Extender.
 - Extender:** Receives $imm16$ (16) and 32 from the Data Mux. It outputs 32 to the ALU.
 - Mux (Register File):** Receives 1 and 32 from the ALU. It outputs 32 to the 32 32-bit Registers.
 - Mux (Write Back):** Receives $MemWr = 0$ and $MemtoReg = 0$. It outputs 0 to the 32 32-bit Registers.

The Single Cycle Datapath during Add and Subtract



° $R[rd] \leftarrow R[rs] + / - R[rt]$




EEL-4713 Renato Figueiredo

Instruction Fetch Unit at the End of Add and Subtract


° $PC \leftarrow PC + 4$

• This is the same for all instructions except: Branch and Jump




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Or Immediate




° $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[Imm16]$




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Or Immediate




° $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[Imm16]$




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Load




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Load




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Store




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Store




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Branch




° if $(R[rs] - R[rt] == 0)$ then Zero <- 1 ; else Zero <- 0




EEL-4713 Renato Figueiredo

Instruction Fetch Unit at the End of Branch




° if $(Zero == 1)$ then $PC = PC + 4 + SignExt[imm16]*4$; else $PC = PC + 4$




EEL-4713 Renato Figueiredo

The Single Cycle Datapath during Jump




° Nothing to do! Make sure control signals are set correctly!




EEL-4713 Renato Figueiredo

Instruction Fetch Unit at the End of Jump




° $PC \leftarrow PC[31:29] \text{ concat } target[25:0] \text{ concat } "00"$



EEL-4713 Renato Figueiredo

Step 4: Given Datapath: RTL -> Control



EEL-4713 Renato Figueiredo

A Summary of Control Signals

inst	Register Transfer
ADD	$R[rd] \leftarrow R[rs] + R[rt]; \quad PC \leftarrow PC + 4$ $ALUSrc = \text{RegB}, ALUctr = \text{"add"}, RegDst = rd, RegWr, nPC_sel = \text{"+4"}$
SUB	$R[rd] \leftarrow R[rs] - R[rt]; \quad PC \leftarrow PC + 4$ $ALUSrc = \text{RegB}, ALUctr = \text{"sub"}, RegDst = rd, RegWr, nPC_sel = \text{"+4"}$
ORi	$R[rt] \leftarrow R[rs] + \text{zero_ext}(Imm16); \quad PC \leftarrow PC + 4$ $ALUSrc = \text{Im}, Extop = \text{"Z"}, ALUctr = \text{"or"}, RegDst = rt, RegWr, nPC_sel = \text{"+4"}$
LOAD	$R[rt] \leftarrow MEM[R[rs] + \text{sign_ext}(Imm16)]; \quad PC \leftarrow PC + 4$ $ALUSrc = \text{Im}, Extop = \text{"Sn"}, ALUctr = \text{"add"}, MemtoReg, RegDst = rt, RegWr, nPC_sel = \text{"+4"}$
STORE	$MEM[R[rs] + \text{sign_ext}(Imm16)] \leftarrow R[rs]; \quad PC \leftarrow PC + 4$ $ALUSrc = \text{Im}, Extop = \text{"Sn"}, ALUctr = \text{"add"}, MemWr, nPC_sel = \text{"+4"}$
BEQ	if ($R[rs] == R[rt]$) then $PC \leftarrow PC + \text{sign_ext}(Imm16) 00$ else $PC \leftarrow PC + 4$ $nPC_sel = \text{"Br"}, ALUctr = \text{"sub"}$

EEL-4713 Renato Figueiredo

A Summary of the Control Signals

See MIPS ref. chart → func
→ op


	10 0000	10 0010	We Don't Care :-)				
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
Branch	0	0	0	0	0	1	0
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	xxx

R-type	31	26	21	16	11	6	0	
	op	rs	rt	rd	shamt	funct		add, sub
I-type	31	26	21	16	11	6	0	
	op	rs	rt	immediate				ori, lw, sw, beq
J-type	31	26	21	16	11	6	0	
	op	target address						jump

EEL-4713 Renato Figueiredo


*The Concept of Local Decoding

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop<N:0>	"R-type"	Or	Add	Add	Subtract	xxx



EEL-4713 Renato Figueiredo

The Encoding of ALUop




- In this exercise, ALUop has to be 2 bits wide to represent:
 - (1) “R-type” instructions
 - “I-type” instructions that require the ALU to perform:
 - (2) Or, (3) Add, and (4) Subtract
- To implement the full MIPS ISA, ALUop has to be 3 bits to represent:
 - (1) “R-type” instructions
 - “I-type” instructions that require the ALU to perform:
 - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)

	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	“R-type”	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx

EEL-4713 Renato Figueiredo


*The Decoding of the “func” Field



	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	“R-type”	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx

	31	26	21	16	11	6	0
R-type	op	rs	rt	rd	shamt	func	

func<5:0>	Instruction Operation
10 0000	add
10 0010	subtract
10 0100	and
10 0101	or
10 1010	set-on-less-than



ALUctr<2:0>	ALU Operation
000	And
001	Subtract
010	Add
110	Or
111	Set-on-less-than

EEL-4713 Renato Figueiredo

The Truth Table for ALUctr

ALUop (Symbolic)	R-type	ori	lw	sw	beq
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01

func<3:0>	Instruction Op.
0000	add
0010	subtract
0100	and
0101	or
1010	set-on-less-than

ALUop	func	ALU Operation	ALUctr
bit<2> bit<1> bit<0>	bit<3> bit<2> bit<1> bit<0>		bit<2> bit<1> bit<0>
0 0 0	x x x x	Add	0 1 0
0 x x 1	x x x x	Subtract	1 1 0
0 1 x x	x x x x	Or	0 0 1
1 x x x	0 0 0 0	Add	0 1 0
1 x x x	0 0 1 0	Subtract	1 1 0
1 x x x	0 1 0 0	And	0 0 0
1 x x x	0 1 0 1	Or	0 0 1
1 x x x	1 0 1 0	Set on <	1 1 1

ADD rd, rs, rt

EEL-4713 Renato Figueiredo

The Logic Equation for ALUctr<2>

ALUop	func	ALUctr<2>
bit<2> bit<1> bit<0>	bit<3> bit<2> bit<1> bit<0>	
0 x 1	x x x x	1
1 x x	0 0 1 0	1
1 x x	1 0 1 0	1

$$\text{ALUctr<2>} = \text{!ALUop<2>} \& \text{ALUop<0>} + \text{ALUop<2>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>}$$

$$= \text{!X\&Z} + \text{X\&!A\&!B\&C\&!D} + \text{X\&A\&!B\&C\&!D}$$

$$= \text{!X\&Z} + \text{X\&!B\&C\&!D}$$

EEL-4713 Renato Figueiredo

The Logic Equation for ALUctr<1>

ALUop			func				ALUctr<1>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	0	0	x	x	x	x	1
0	x	1	x	x	x	x	1
1	x	x	0	0	0	0	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1


$$\begin{aligned} \circ \text{ALUctr<1>} &= \text{!ALUop<2>} \& \text{!ALUop<1>} + \\ &\text{ALUop<2>} \& \text{!func<2>} \& \text{!func<0>} \end{aligned}$$

The Logic Equation for ALUctr<0>

ALUop			func				ALUctr<0>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	1	x	x	x	x	x	1
1	x	x	0	1	0	1	1
1	x	x	1	0	1	0	1

$$\begin{aligned} \circ \text{ALUctr<0>} &= \text{!ALUop<2>} \& \text{ALUop<1>} \\ &+ \text{ALUop<2>} \& \text{!func<3>} \& \text{func<2>} \& \text{!func<1>} \& \text{func<0>} \\ &+ \text{ALUop<2>} \& \text{func<3>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>} \end{aligned}$$

The ALU Control Block



$$\begin{aligned} \circ \text{ALUctr<2>} &= \text{!ALUop<2>} \& \text{ALUop<0>} + \\ &\text{ALUop<2>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>} \\ \circ \text{ALUctr<1>} &= \text{!ALUop<2>} \& \text{!ALUop<1>} + \\ &\text{ALUop<2>} \& \text{!func<2>} \& \text{!func<0>} \\ \circ \text{ALUctr<0>} &= \text{!ALUop<2>} \& \text{ALUop<1>} \\ &+ \text{ALUop<2>} \& \text{!func<3>} \& \text{func<2>} \& \text{!func<1>} \& \text{func<0>} \\ &+ \text{ALUop<2>} \& \text{func<3>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>} \end{aligned}$$

Step 5: Logic for each control signal


$$\begin{aligned} \circ \text{nPC_sel} &\leq \text{if (OP == BEQ) then EQUAL else 0} \\ \circ \text{ALUsrc} &\leq \text{if (OP == "Rtype") then "regB" else "immed"} \\ \circ \text{ALUctr} &\leq \text{if (OP == "Rtype") then func} \\ &\quad \text{elseif (OP == ORi) then "OR"} \\ &\quad \text{elseif (OP == BEQ) then "sub"} \\ &\quad \text{else "add"} \\ \circ \text{ExtOp} &\leq \underline{\hspace{2cm}} \\ \circ \text{MemWr} &\leq \underline{\hspace{2cm}} \\ \circ \text{MemtoReg} &\leq \underline{\hspace{2cm}} \\ \circ \text{RegWr:} &\leq \underline{\hspace{2cm}} \\ \circ \text{RegDst:} &\leq \underline{\hspace{2cm}} \end{aligned}$$

Step 5: Logic for each control signal

- ° $nPC_sel \leftarrow \text{if } (OP == BEQ) \text{ then } EQUAL \text{ else } 0$
- ° $ALUSrc \leftarrow \text{if } (OP == \text{"Rtype"}) \text{ then "regB" else "immed"}$
- ° $ALUctr \leftarrow \text{if } (OP == \text{"Rtype"}) \text{ then } func_{ct} \text{ else if } (OP == ORI) \text{ then "OR" else if } (OP == BEQ) \text{ then "sub" else "add"}$
- ° $ExtOp \leftarrow \text{if } (OP == ORI) \text{ then "zero" else "sign"}$
- ° $MemWr \leftarrow (OP == Store)$
- ° $MemtoReg \leftarrow (OP == Load)$
- ° $RegWr: \leftarrow \text{if } ((OP == Store) \parallel (OP == BEQ)) \text{ then } 0 \text{ else } 1$
- ° $RegDst: \leftarrow \text{if } ((OP == Load) \parallel (OP == ORI)) \text{ then } 0 \text{ else } 1$

EEL-4713 Renato Figueiredo

The "Truth Table" for the Main Control




op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUOp (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUOp <2>	1	0	0	0	0	x
ALUOp <1>	0	1	0	0	0	x
ALUOp <0>	0	0	0	0	1	x

EEL-4713 Renato Figueiredo

The "Truth Table" for RegWrite


op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	x	x	x

- ° $RegWrite = R\text{-type} + ori + lw$
 $= !op<5> \& !op<4> \& !op<3> \& !op<2> \& !op<1> \& !op<0> \quad (R\text{-type})$
 $+ !op<5> \& !op<4> \& op<3> \& op<2> \& !op<1> \& op<0> \quad (ori)$
 $+ op<5> \& !op<4> \& !op<3> \& !op<2> \& op<1> \& op<0> \quad (lw)$




EEL-4713 Renato Figueiredo

PLA Implementation of the Main Control




EEL-4713 Renato Figueiredo

Putting it All Together: A Single Cycle Processor



EEL-4713 Renato Figueiredo

Worst Case Timing (Load)



EEL-4713 Renato Figueiredo


Drawback of this Single Cycle Processor

- Long cycle time:
 - Cycle time must be long enough for the load instruction:
 - PC's Hold +
 - Instruction Memory Access Time +
 - Register File Access Time +
 - ALU Delay (address calculation) +
 - Data Memory Access Time +
 - Register File Setup Time +
 - Clock Skew
- Cycle time is much longer than needed for all other instructions

EEL-4713 Renato Figueiredo

Summary

- Single cycle datapath => clocks per instruction=1, clock cycle time => long
- 5 steps to design a processor
 - Analyze instruction set => datapath requirements
 - Select set of datapath components & establish clock methodology
 - Assemble datapath meeting the requirements
 - Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - Assemble the control logic



Control is the hard part

- MIPS makes control easier
 - Instructions same size
 - immediates have same size & location
 - Source registers always in same place
 - Operations always on registers/immediates

EEL-4713 Renato Figueiredo