

# EEL 5764 Graduate Computer Architecture

# Chapter 2 - Instruction Level Parallelism

Ann Gordon-Ross Electrical and Computer Engineering University of Florida

http://www.ann.ece.ufl.edu/

These slides are provided by: David Patterson

Electrical Engineering and Computer Sciences, University of California, Berkeley Modifications/additions have been made from the originals

### Outline




- · Compiler techniques to increase ILP
- · Loop Unrolling
- Static Branch Prediction
- · Dynamic Branch Prediction
- Overcoming Data Hazards with Dynamic Scheduling
- · Tomasulo Algorithm

9/24/07

,

### **Recall from Pipelining Review**



- Ideal pipeline CPI: measure of the maximum performance attainable by the implementation
- Structural hazards: HW cannot support this combination of instructions
- <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline
- Control hazards: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps)

7



### **Instruction Level Parallelism**

- Instruction-Level Parallelism (ILP): overlap the execution of instructions to improve performance
- · 2 approaches to exploit ILP:
  - Dynamically Rely on hardware to help discover and exploit the parallelism dynamically (e.g., Pentium 4, AMD Opteron, IBM Power) , and
  - 2) Statically Rely on software technology to find parallelism, statically at compile-time (e.g., Itanium 2)

9/24/07



### Instruction-Level Parallelism (ILP)

- · Basic Block (BB) ILP is quite small
  - BB: a straight-line code sequence with no branches in except to the entry and no branches out except at the exit
  - average dynamic branch frequency 15% to 25%
     3 4 to 7 instructions execute between a pair of branches
  - Plus instructions in BB likely to depend on each other
- To obtain substantial performance enhancements, we must exploit ILP across multiple basic blocks
- Simplest: <u>loop-level parallelism</u> to exploit parallelism among iterations of a loop. E.g.,

for (i=1; i<=
$$1000$$
; i=i+1)  
x[i] = x[i] + y[i];

9/24/07

## **Loop-Level Parallelism**

- Exploit loop-level parallelism to parallelism by "unrolling loop" either by
- 1. dynamic via branch prediction or
- 2. static via loop unrolling by compiler
- Determining instruction dependence is critical to Loop Level Parallelism
- If 2 instructions are
  - <u>parallel</u>, they can execute simultaneously in a pipeline of arbitrary depth without causing any stalls (assuming no structural hazards)
  - dependent, they are not parallel and must be executed in order, although they may often be partially overlapped

9/24/07

### **Data Dependence and Hazards**

- Instr<sub>J</sub> is data dependent (aka true dependence) on Instr<sub>i</sub>.
  - 1. Instr, tries to read operand before Instr, writes it

I: add r1,r2,r3  $\rightarrow$  J: sub r4,r1,r3

- 2. or  $Instr_J$  is data dependent on  $Instr_K$  which is dependent on  $Instr_I$
- If two instructions are data dependent, they cannot execute simultaneously or be completely overlapped
- Data dependence in instruction sequence ⇒ data dependence in source code ⇒ effect of original data dependence must be preserved
- If data dependence caused a hazard in pipeline, called a Read After Write (RAW) hazard



### **ILP and Data Dependencies, Hazards**



- HW/SW must preserve program order: order instructions would execute in if executed sequentially as determined by original source program
  - Dependences are a property of programs
- · Presence of dependence indicates potential for a hazard, but actual hazard and length of any stall is property of the pipeline
- · Importance of the data dependencies
  - 1) indicates the possibility of a hazard
  - 2) determines order in which results must be calculated
  - 3) sets an upper bound on how much parallelism can possibly be exploited
- · HW/SW goal: exploit parallelism by preserving program order only where it affects the outcome of the program

### Name Dependence #1: Anti-dependence

- Name dependence: when 2 instructions use same register or memory location, called a name, but no flow of data between the instructions associated with that name; 2 versions of name dependence
- · Instr, writes operand before Instr, reads it

```
I: sub r4,r1,r3
J: add r1,r2,r3
K: mul r6,r1,r7
```

Called an "anti-dependence" by compiler writers. This results from reuse of the name "r1"

 If anti-dependence caused a hazard in the pipeline, called a Write After Read (WAR) hazard

9/24/07 9

### Name Dependence #2: Output dependence


· Instr, writes operand before Instr, writes it.

```
I: sub r1,r4,r3
J: add r1,r2,r3
K: mul r6,r1,r7
```

- Called an "output dependence" by compiler writers This also results from the reuse of name "r1"
- If anti-dependence caused a hazard in the pipeline, called a Write After Write (WAW) hazard
- Instructions involved in a name dependence can execute simultaneously if name used in instructions is changed so instructions do not conflict
  - Register renaming resolves name dependence for regs
  - Either by compiler or by HW

24/07

### **Control Dependencies**



if p1 {
 S1;
};
if p2 {
 S2;
}

 S1 is control dependent on p1, and S2 is control dependent on p2 but not on p1.

9/24/07


11

### **Control Dependence Ignored**



- Control dependence need not be preserved
  - willing to execute instructions that should not have been executed, thereby violating the control dependences, if can do so without affecting correctness of the program
- Instead, 2 properties critical to program correctness are
  - 1) exception behavior and
  - 2) data flow

### **Exception Behavior**



(⇒ no new exceptions)

• Example:


DADDU R2,R3,R4 R2,L1 BEQZ LW R1,0(R2) L1:

- (Assume branches not delayed)

• Problem with moving LW before BEQZ?

9/24/07

### **Data Flow**



branches make flow dynamic, determine which instruction is supplier of data

• Example:

DADDU R1, R2, R3 BEQZ R4,L <u>R1</u>,R5,R6 DSUBU L: .. OR R7,<u>R1</u>,R8

· OR depends on DADDU or DSUBU? Must preserve data flow on execution

### **Computers in the News**

B. Bill Clinton, 1996 C. Al Gore, 2000 D. George W. Bush, 2006

"Again, I'd repeat to you that if we can remain the most competitive nation in the world; it will the most competitive nation in the world; it will have got to understand, when we talk about spending your trapayers' money on research and development, there is a correlating benefit, particularly to your children. See, it takes a while for some of the investments that are being made with government dollars to come to market. I don't know if people realize this, but the Internet began as the Defense Department project to improve military communications. In other words, we were trying to figure out how to better communicat of the sound investment, the Internet came to be.


The Internet has changed us. It's changed the



13

### **Outline**

- · Compiler techniques to increase ILP
- Loop Unrolling
- · Static Branch Prediction
- · Dynamic Branch Prediction
- · Overcoming Data Hazards with Dynamic Scheduling
- · Tomasulo Algorithm





























### **Unrolled Loop That Minimizes Stalls**





14 clock cycles, or 3.5 per iteration due to unrolling and rescheduling

22

### **Unrolled Loop Detail**



- · Assumption: Upper bound is known not realistic
- Suppose it is n, and we would like to unroll the loop to make k copies of the body
- Solution 2 consecutive loops:
  - 1st executes (n mod k) times and has a body that is the original loop
  - 2nd is the unrolled body surrounded by an outer loop that iterates (n/k) times
- For large values of n, most of the execution time will be spent in the unrolled loop

9/24/07 23

### **5 Loop Unrolling Decisions**



- Hard for compiler easy for humans. Compilers must be sophiticated:
- 1. Is loop unrolling useful? Are iterations independent
- 2. Are there enough registers? Need to avoid added data hazards by using the same registers for different computations
- 3. Eliminate the extra test and branch instructions and adjust the loop termination and iteration code
- 4. Determine that loads and stores from different iterations are independent
  - Memory analysis to determine that they do not refer to same address pointers make things more difficult.
- 5. Schedule the code, preserving any dependences needed to yield the same result as the original code

9/24/07 24

# 3 Limits to Loop Unrolling - How Much Benefit Do We Get???

25

- 1. Diminishing returns as unrolling gets larger
  - · Amdahl's Law
- 2. Growth in code size
  - · Increase I-cache miss rate
- 3. Register pressure: not enough registers for aggressive unrolling and scheduling
  - · May need to store live values in memory
- But....Loop unrolling reduces impact of branches on pipeline; another way is branch prediction

9/24/07

### **Outline**

- · ILP
- · Compiler techniques to increase ILP
- Loop Unrolling
- · Static Branch Prediction
- · Dynamic Branch Prediction
- Overcoming Data Hazards with Dynamic Scheduling
- · Tomasulo Algorithm

9/24/07

26

28


### **Static Branch Prediction** Earlier lecture showed scheduling code around delayed branch - Where do we get instructions? To reorder code around branches, need to predict branch statically when compile Simplest scheme is to predict a branch as taken Average misprediction = untaken branch frequency = 34% SPEC 25% · More accurate 20% schemes use 15% profile information 15% 10% 9/24/07 Floating Point


# Dynamic Branch Prediction Better approach Hard to get accurate profile for static prediction Why does prediction work? Regularities Underlying algorithm Data that is being operated Instruction sequence has redundancies that are artifacts of way that humans/compilers think about problems Is dynamic branch prediction better than static branch prediction? Seems to be There are a small number of important branches in programs which have dynamic behavior


9/24/07


# Performance is based on a function of accuracy and cost of misprediction Simple scheme - Branch History Table Lower bits of PC address index table of 1-bit values Says whether or not branch taken last time No address check Problem: in a loop, 1-bit BHT will cause two mispredictions (avg is 9 iteratios before exit): Bind of loop case, when it exits instead of looping as before First time through loop on next time through code, when it predicts exit instead of looping


9/24/07


















### **Branch Target Buffers (BTB)**



- Branch target calculation is costly and stalls the instruction fetch.
- · BTB stores PCs the same way as caches
- · The PC of a branch is sent to the BTB
- When a match is found the corresponding Predicted PC is returned
- If the branch was predicted taken, instruction fetch continues at the returned predicted PC



### **Dynamic Branch Prediction Summary**



39

- · Prediction becoming important part of execution
- · Branch History Table: 2 bits for loop accuracy
- Correlation: Recently executed branches correlated with next branch
  - Either different branches (GA)
  - Or different executions of same branches (PA)
- Tournament predictors take insight to next level, by using multiple predictors
  - usually one based on global information and one based on local information, and combining them with a selector
  - In 2006, tournament predictors using ~ 30K bits are in processors like the Power5 and Pentium 4

9/24/07

### **Outline**



- · ILF
- · Compiler techniques to increase ILP
- Loop Unrolling
- · Static Branch Prediction
- Dynamic Branch Prediction
- Overcoming Data Hazards with Dynamic Scheduling
- · Tomasulo Algorithm

9/24/07



- Dynamic scheduling hardware rearranges the instruction execution to reduce stalls while maintaining data flow and exception behavior
- It handles cases when dependences unknown at compile time
  - Hide cache misses by executing other code while waiting for the miss to resolve
- No recompiling It allows code that compiled for one pipeline to run efficiently on a different pipeline
- · It simplifies the compiler
- Hardware speculation, a technique with significant performance advantages, builds on dynamic scheduling

9/24/07 41

### **HW Schemes: Instruction Parallelism**

Key idea: Allow instructions behind stall to proceed
 DIVD F0, F2, F4
 Division is slow, addd must wait but

DIVD F0,F2,F4 ADDD F10,F0,F8 SUBD F12,F8,F14

subd doesn't have to

- Enables out-of-order execution and allows out-oforder completion (e.g., SUBD)
  - Issue stage in order (in-order issue)
- · Three instruction phases
  - begins execution
  - completes execution
  - in execution between above 2 stages
- Note: Dynamic execution creates WAR and WAW hazards and makes exceptions harder

9/24/07 42

### **Dynamic Scheduling Step 1**

- In simple pipeline, 1 stage checked both
  - structural and data hazards:

     Instruction Decode (ID), also called Instruction Issue
- Split the ID pipe stage of simple 5-stage pipeline into 2 stages:
  - Issue-Decode instructions, check for structural hazards
  - Read operands—Wait until no data hazards, then read operands

9/24/07 43

## A Dynamic Algorithm: Tomasulo's

- For IBM 360/91 (before caches!)
  - → Long memory latency
- Goal: High Performance without special compilers
  - Same code for many different models
- BIG LIMITATION 4 floating point registers limited compiler ILP
  - Need more effective registers renaming in hardware!
- Why Study 1966 Computer?
- · The descendants of this have flourished!
  - Alpha 21264, Pentium 4, AMD Opteron, Power 5, ...

4/07 44



### **Tomasulo Algorithm**



- Control & buffers distributed with Function Units (FU)
  - Instead of centralized register file, shift data to a buffer at each FU
  - FU buffers called "reservation stations"; hold pending operands
- Registers in instructions (held in the buffers) replaced by actual values or a pointer the to reservation stations(RS) that will eventually hold the value; called <u>register</u> <u>renaming</u>;
  - Register file only accessed once, then wait on RS values
  - Renaming avoids WAR, WAW hazards
  - More reservation stations than registers, so can do optimizations compilers can't


9/24/07 45

### **Tomasulo Algorithm**



- Results go directly to FU through RS, <u>not through</u> <u>register file</u>, over <u>Common Data Bus (CDB)</u> that broadcasts results to all FU RSs
  - Avoids RAW hazards by executing an instruction only when its operands are available
  - Register file not a bottleneck
- · Load and Stores treated as FUs with RSs as well

9/24/07 46



# Reservation Station Components



Vj, Vk: Value of Source operands

- Store buffers has V field, result to be stored


Qj, Qk: Reservation stations producing source registers (value to be written)


- Note: Qj,Qk=0 => ready
- Store buffers only have Qi for RS producing result


Busy: Indicates reservation station or FU is busy


Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.


/24/07 48

































































- - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- · Reservation stations
  - Permit instruction issue to advance past integer control flow
  - Also buffer old values of registers totally avoiding the WAR stall
- Other perspective: Tomasulo building data flow dependency graph on the fly

71

### Tomasulo's scheme offers 2 major advantages

- 1. Distribution of the hazard detection logic
  - distributed reservation stations and the CDB
  - Simultaneous instruction release If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB
  - Don't have to wait on centralized register file
    - » the units would have to read their results from the registers when register buses are available
- 2. Elimination of stalls for WAW and WAR hazards

### **Tomasulo Drawbacks**



- Complexity
  - delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 in CA:AQA 2/e, but not in silicon!
- Many associative stores (CDB) at high speed
- · Performance limited by Common Data Bus
  - Each CDB must go to multiple functional units ⇒high capacitance, high wiring density
  - Number of functional units that can complete per cycle limited to one!
    - » Multiple CDBs ⇒ more FU logic for parallel assoc stores
- Non-precise interrupts!
  - We will address this later

9/24/07

73

### **Outline**



- · Adding Speculation to Tomasulo
- Exceptions
- VLIW
- · Increasing instruction bandwidth
- · Register Renaming vs. Reorder Buffer
- · Value Prediction

9/24/07

74

### **Speculation to greater ILP**



- How do we get greater ILP:
  - Overcome control dependence by hw speculating outcome of branches
    - » Execute program as if guesses were correct
  - 2 methods:
    - » Dynamic scheduling ⇒ only fetches and issues instructions
    - » Speculation ⇒ fetch, issue, and execute instructions as if branch predictions were always correct
- Essentially a data flow execution model:
   Operations execute as soon as their operands are available

9/24/07

75

### Speculation to greater ILP



- · What do we need?
  - 3 components of HW-based speculation:
    - Dynamic branch prediction to choose which instructions to execute
    - 2. Speculation to allow execution of instructions before control dependences are resolved
      - + ability to undo effects of incorrectly speculated sequence
    - 3. Dynamic scheduling to deal with scheduling of different combinations of basic blocks

9/24/07

### **Outline**



- Speculation
- · Adding Speculation to Tomasulo
- Exceptions
- VLIW
- · Increasing instruction bandwidth
- · Register Renaming vs. Reorder Buffer
- · Value Prediction

9/24/07

77

### **Adding Speculation to Tomasulo**



- · Separate execution from finishing
  - This additional step called instruction commit
- Update register file/memory only when instruction is no longer speculative
- Additional requirements reorder buffer (ROB)
  - Set of buffers to hold results of instructions that have finished execution but have not committed
  - Also used to pass results among instructions that may be speculated

9/24/07

78

### **Reorder Buffer (ROB)**



- In Tomasulo's algorithm, results are written to the register file after an instruction is finished
- With speculation, the register file is not updated until the instruction commits
  - (we know definitively that the instruction should execute)
- But instruction cannot commit until it is no longer speculative
- ROB stores results while instruction is still speculative
  - Like reservation stations, ROB is a source of operands
  - ROB extends architectural registers like RS


4/07


### **Reorder Buffer Entry**





- · ROB contains four fields:
- 1. Instruction type
  - a branch (has no destination result), a store (has a memory address destination), or a register operation (ALU operation or load, which has register destinations)
- 2. Destination
  - Register number (for loads and ALU operations) or memory address (for stores) where the instruction result should be written
- 3. Value
  - · Value of instruction result until the instruction commits
- 4. Ready
  - Indicates that instruction has completed execution, and the value is ready


9/24/07


































- · IBM 360/91 invented "imprecise interrupts"
  - Just a guess
  - Computer stopped at this PC; its likely close to this address
  - Due to out-of-order commit
  - Not so popular with programmers hard to find bugs
- Technique for both precise interrupts/exceptions and speculation: in-order completion and in-order commit
  - If we speculate and are wrong, need to back up and restart execution to point at which we predicted incorrectly
  - Branch speculation is the same as precise exceptions
- · Only recognize exception when ROB is ready to commit
  - If a speculated instruction raises an exception, the exception is recorded in the ROB
  - This is why reorder buffers in all new processors

9/24/07

### Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- · Increasing instruction bandwidth
- · Register Renaming vs. Reorder Buffer
- · Value Prediction

9/24/07

93

### **Getting CPI below 1**

- CPI ≥ 1 if issue only 1 instruction every clock cycle
- How do we get CPI <= 1?
  - Multiple-issue processors come in 3 flavors:
    - Compiler statically-scheduled superscalar processors
      - use in-order execution if they are statically scheduled
    - 2. Runtime dynamically-scheduled superscalar processors
      - out-of-order execution if they are dynamically scheduled
    - 3. Compiler VLIW (very long instruction word) processors
      - VLIW processors, in contrast, issue a fixed number of instructions formatted either as one large instruction or as a fixed instruction packet with the parallelism among instructions explicitly indicated by the instruction (Intel/HP Itanium)

17

### **VLIW: Very Large Instruction Word**





- Each "instruction" has explicit coding for multiple operations
  - In IA-64, grouping called a "packet"
  - In Transmeta, grouping called a "molecule" (with "atoms" as ops)
- Tradeoff instruction space for simple decoding
  - Fixed size instruction like in RISC
    - » The long instruction word has room for many operations
  - All operations in each instruction execute in parallel
  - E.g., 2 integer operations, 2 FP ops, 2 Memory refs, 1 branch
  - » 16 to 24 bits per field => 7\*16 or 112 bits to 7\*24 or 168 bits wide
  - Need compiling technique that schedules across several branches

    Assume compiler can figure out the parallelism and assume that it is
  - Assume compiler can figure out the parallelism and assume that it is correct - no hardware checks

90

9/24/07





### **Problems with 1st Generation VLIW**





- · Increase in code size
  - generating enough operations in a straight-line code fragment requires ambitiously unrolling loops
  - whenever VLIW instructions are not full, unused functional units translate to wasted bits in instruction encoding
- Operated in lock-step; no hazard detection HW
  - Assume that "compiler knows best" no hardware checking
  - a stall in any functional unit pipeline caused entire processor and all operations in the instruction to stall, since all functional units must be kept synchronized
  - Compiler might prediction function units, but caches hard to
- Binary code compatibility
  - Pure VLIW => different numbers of functional units and unit latencies require different versions of the code


### Intel/HP IA-64 "Explicitly Parallel **Instruction Computer (EPIC)"**




- IA-64: instruction set architecture
- 128 64-bit integer regs + 128 82-bit floating point regs Not separate register files per functional unit as in old VLIW
- Hardware checks dependencies (interlocks => binary compatibility over time)
- Predicated execution (select 1 out of 64 1-bit flags) => 40% fewer mispredictions?
- **Itanium**<sup>™</sup> was first implementation (2001)
  - Highly parallel and deeply pipelined hardware at 800Mhz
  - 6-wide, 10-stage pipeline at 800Mhz on 0.18 μ process
  - First attempt, next would be better....
- Itanium 2<sup>™</sup> is name of 2nd implementation (2005)
  - 6-wide, 8-stage pipeline at 1666Mhz on 0.13 μ process
  - Caches: 32 KB I, 32 KB D, 128 KB L2I, 128 KB L2D, 9216 KB L3









### **Outline**




- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- Increasing instruction bandwidth
- · Register Renaming vs. Reorder Buffer
- · Value Prediction

9/24/07

105

### Speculation: Register Renaming vs. ROB



- replace both ROB and reservation stations
- Instruction issue maps names of architectural registers to physical register numbers in extended register set
  - On issue, allocates a new unused register for the destination (which avoids WAW and WAR hazards)
  - Speculation recovery easy because a physical register holding an instruction destination does not become the architectural register until the instruction commits
- Most Out-of-Order processors today use extended registers with renaming
- · Allows binary compatibility

106

### **Outline**



- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- . . \/| |\//
- · Increasing instruction bandwidth
- · Register Renaming vs. Reorder Buffer
- · Value Prediction

9/24/07

107

### **Value Prediction**



- · Value prediction
  - Attempts to predict value produced by instruction
    - » E.g., Loads a value that changes infrequently
  - Value prediction is useful only if it significantly increases ILP
     » Hard to get good accuracy ≈ 50%
- Related topic is address aliasing prediction
  - Do two registers point to the same memory location
  - RAW for load and store or WAW for 2 stores
  - Address alias prediction is both more stable and simpler since need not actually predict the address values, only whether such values conflict
  - Has been used by a few processors

9/24/07

