

Outline

- 11 Advanced Cache Optimizations
- Memory Technology and DRAM optimizations
- Virtual Machines
- Xen VM: Design and Performance
- AMD Opteron Memory Hierarchy

10/26/07



<section-header><section-header><section-header><section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>







3. Fast Hit times via Trace Cache (Pentium 4 only; and last time?)

- + better utilization of large blocks
 - Utilization may be poor in large blocks
 » don't exit in middle of block, don't enter at label in middle of block
- complicated address mapping since addresses no longer aligned to power-of-2 multiples of word size
- instructions may appear multiple times in multiple dynamic traces due to different branch outcomes
- Complicated to design

10/26/07

4: Increasing Cache Bandwidth by Pipelining

- Pipeline cache access to maintain bandwidth, but higher latency
- Instruction cache access pipeline stages:
 Pentium 1 stage
 - Pentium Pro through Pentium III 2 stages
 - Pentium 4 4 stages
- Disadvantages
 - greater penalty on mispredicted branches because of longer pipeline
 - more clock cycles between the issue of the load and the use of the data

10/26/07

5. Increasing Cache Bandwidth: Non-Blocking Caches

- <u>Non-blocking cache</u> or <u>lockup-free cache</u> Don't stall, just keep going
 - reduces the miss penalty continuing to service CPU requests allowing data cache to continue to supply cache hits during a miss
 requires out-of-order execution
 - Requires multi-bank memories = more bandwidth
- 2 types
 - "<u>hit under miss</u>"
 - "hit under multiple miss" or "miss under miss"
- » further lower the effective miss penalty by overlapping multiple misses
 Significantly increases the complexity of the cache controller as there can be multiple outstanding memory accesses
- Pentium Pro allows 4 outstanding memory misses

10/26/07

- 6: Increasing Cache Bandwidth via Multiple Banks
- Rather than treat the cache as a single monolithic block, divide into independent banks that can support simultaneous accesses
 - E.g.,T1 ("Niagara") L2 has 4 banks
- Most effective if accesses are spread across banks
- sequential interleaving
 - Simple mapping that works well.
 - Spread block addresses sequentially across banks
 - E.g. if there 4 banks, Bank 0 has all blocks whose address modulo 4 is 0; bank 1 has all blocks whose address modulo 4 is 1; ...
 » Sort of like how set associativity works except now with banks
 - Good for instructions and arrays
- · More complex methods use hash functions



- · Don't wait for full block before restarting CPU <u>Early restart</u> — As soon as the requested word of the block arrives, send it to the CPU and let the CPU continue execution Critical Word First - Ask for blocks out of order
 - » Request the missed word first from memory and send it to the CPU as soon as it arrives; let the CPU continue execution while filling the rest of the words in the block » Long blocks more popular today \Rightarrow Critical Word 1st Widely used
- · No clear notion of benefit because of spatial locality - May have to wait for next block anyway



8. Merging Write Buffer to **Reduce Miss Penalty**

• Write buffer

- allows processor to continue while waiting to write to memory Merging

- Check buffer to see if a write can be merged into an existing write
 - » I.e. two writes to different words or bytes of the same cache block
- If so, new data are combined with that entry
- Eliminates writing the same memory location multiple times

Widely used

The Sun T1 (Niagara) processor, among many others, uses write merging

9. Reducing Misses by Compiler **Optimizations**

- · Compiler optimizations hardware designers love it!
- McFarling [1989] reduced caches misses by 75%
- on 8KB direct mapped cache, 4 byte blocks in software Instructions
- Reorder procedures in memory so as to reduce conflict misses - Profiling to look at conflicts(using tools they developed)
- · Data 4 standard algorithms
 - Merging Arrays: improve spatial locality by single array of compound elements vs. 2 arrays
 - Loop Interchange: change nesting of loops to access data in order stored in memory
 - Loop Fusion: Combine 2 independent loops that have same looping and some variables overlap
 - Blocking: Improve temporal locality by accessing "blocks" of data repeatedly vs. going down whole columns or rows 10/3





Loop Fusion Example

/* Before */
for $(i = 0; i < N; i = i+1)$
for $(j = 0; j < N; j = j+1)$
<u>a[i][j]</u> = 1/b[i][j] * <u>c[i][j];</u>
for $(i = 0; i < N; i = i+1)$
for $(j = 0; j < N; j = j+1)$
<pre>d[i][j] = a[i][j]_+ c[i][j];</pre>
/* After */
for $(i = 0; i < N; i = i+1)$
for $(j = 0; j < N; j = j+1)$
<pre>{ a[i][j] = 1/b[i][j] * c[i][j];</pre>
<u>d[i][j] = a[i][j] + c[i][j];</u> }
2 misses per access to a & c vs. one miss per access; improve spatial locality
10/26/07 18











- Compiler tries to figure out memory hierarchy optimizations
 - Hard to do, compilers MUST be accurate and thus conservative but potential savings are large
- · New approach: "Auto-tuners"
 - First run variations of program on computer to find best combinations of optimizations (blocking, padding, ...) and algorithms
 - Then produce C code to be compiled for that computer and execute
 - Gather data and compare to find best configuration
 - Typically targeted for a certain class of computers
- · Example
 - "Auto-tuner" targeted to numerical method
 - » E.g., PHiPAC (BLAS), Atlas (BLAS), Sparsity (Sparse linear algebra), Spiral (DSP), FFT-W



Technique	Hit Time	Band- width	Mi ss pe nal ty	Miss rate	HW cost/ complexity	Comment
Small and simple caches	+			-	0	Trivial; widely used
Way-predicting caches	+				1	Used in Pentium 4
Trace caches	+				3	Used in Pentium 4
Pipelined cache access	-	+			1	Widely used
Nonblocking caches		+	+		3	Widely used
Banked caches		+			1	Used in L2 of Opteron and Niagara
Critical word first and early restart			+		2	Widely used
Merging write buffer			+		1	Widely used with write through
Compiler techniques to reduce cache misses				+	0	Software is a challenge; some computers have compiler option
Hardware prefetching of instructions and data			+	+	2 instr., 3 data	Many prefetch instructions; AMD Opteron prefetches data
Compiler-controlled			+	+	3	Needs nonblocking cache; in many CPUs



Outline

- 11 Advanced Cache Optimizations
- · Memory Technology and DRAM optimizations
- Virtual Machines
- Xen VM: Design and Performance
- AMD Opteron Memory Hierarchy

10/26/07

29

band Medder Background contract of Main Memory and Network Memory and Network Memory contract of Main Memory and Network Memory and Network Memory contract of Main Memory Memory Memory and Network Memory and Net





Quest for DRAM Performance

1. Fast Page mode

- If subsequent access are to the same row, just read from row buffer instead of fetching into row buffer again
- Buffers are large 1024 to 2048 bits
- 2. Synchronous DRAM (SDRAM)
 - DRAM didn't used to be clocked, hard to synchronize
 - Add a clock signal to DRAM interface

3. Double Data Rate (DDR SDRAM)

- Transfer data on both the rising edge and falling edge of the DRAM clock signal ⇒ doubling the peak data rate
- DDR2 lower voltage (1.8) and higher clock rate: up to 400 MHz -
- DDR3 drops to 1.5 volts + higher clock rates: up to 800 MHz
- All 3 improved Bandwidth, not Latency

•

DRAM standards

Commodity market for success

- If only one manufacturer, companies will be reluctant to use DRAM just in case supply disappears
- Solution, standardize and allow many companies to make
 - » I.e. Intel licensed x86 architecture for same reason

DRAM name based on Peak Chip Transfers / Sec DIMM name based on Peak DIMM MBytes / Sec									
Stan- dard	Clock Ra (MHz	te M	transfe / seco	ers nd	DRAM Name	N	lbytes/s DIM₩	6/ 1	DIMM Name
DDR	133		266		DDR266		2128		PC2100
DDR	150		300		DDR300		2400		PC2400
DDR	200		400		DDR400		3200		PC3200
DDR2	266		533		DDR2-533		4264		PC4300
DDR2	333		667		DDR2-667		5336		PC5300
DDR2	400		800		DDR2-800		6400		PC6400
DDR3	533		1066		DDR3-1066		8528		PC8500
DDR3	666		1333		DDR3-1333		10664	F	PC10700
DDR3	800		1600		DDR3-1600		12800	F	PC12800
10/26/07	*	x 2 -			► x 8				35

Need for Error Correction!

Motivation:

- At first errors were very common
- » Failures/time proportional to number of bits!
- As DRAM cells shrink, more vulnerable
- Even in 80's when memory was scarce, extra bits were used to detect and correct errors
- · Result designers worked very hard and for 5-8 years went through period in which failure rate was low enough - dropped EC
 - DRAM banks too large now
 - Servers always corrected memory systems

Error Correction!

- · Error correction mechanism: add redundancy through parity bits
 - Common configuration: Random error correction » SEC-DED (single error correct, double error detect)
 - » One example: 64 data bits + 8 parity bits (11% overhead)
 - Really want to handle failures of physical components as well
 - » Organization is multiple DRAMs/DIMM, multiple DIMMs
 - » Want to recover from completely failed DRAM and failed DIMM!
 - » "Chip kill" handle major failures width of single DRAM chip

Outline

- 11 Advanced Cache Optimizations
- Memory Technology and DRAM optimizations
- Virtual Machines
- · Xen VM: Design and Performance
- AMD Opteron Memory Hierarchy

Introduction to Virtual Machines

- VMs developed in late 1960s
 - Large demand for timesharing of computers
 - Instead of sharing entire machine, run a virtual machine and each user gets the illusion of having the machine all to themselves
- Remained important in mainframe computing over the years
- Largely ignored in single user computers of 1980s and 1990s · Recently regained popularity due to
 - increasing importance of isolation and security in modern systems (virus and attacks),
 - failures in security and reliability of standard operating systems,

 - sharing of a single computer among many unrelated users, and the dramatic increases in CPU speed has made virtual machines more acceptable





- Virtual memory creates illusion of private memory and virtual machines create illusion that VM users have entire computer to themselves, including a copy of OS
- Single computer runs multiple VMs, and can support a multiple, different OSes

 On conventional platform, single OS "owns" all HW resources
- With a VM, multiple OSes all share HW resources
 Underlying HW platform is called the host, and its resources are shared among the guest VMs

10/26/07

41





Requirements of a Virtual Machine Monitor

- Need a VM Monitor (VMM) to ...
 - Presents a SW interface to guest software,
 - Isolates state of guests from each other, and
- Protects itself from guest software (including guest OSes)
 Guest software should behave on a VM exactly as if running on the native HW
- Guest software should not be able to change allocation of real system resources directly
- Hence, VMM must control everything even though guest VM and OS currently running is temporarily using them
 - Access to privileged state, Address translation, I/O, Exceptions and Interrupts, ...

10/26/0

45

Requirements of a Virtual Machine Monitor

- VMM must be at higher privilege level than guest VM, which generally run in user mode
 ⇒ Execution of privileged instructions handled by VMM
- E.g., Timer interrupt: VMM suspends currently running guest VM, saves its state, handles interrupt, determine which guest VM to run next, and then load its state
 - Guest VMs that rely on timer interrupt provided with virtual timer and an emulated timer interrupt by VMM
- Requirements of system virtual machines are same as paged-virtual memory:
 - At least 2 processor modes, system and user
 Privileged subset of instructions available only in system mode, trap if executed in user mode
 - All system resources controllable only via these instructions

46

48

.

ISA Support for Virtual Machines

- Virtualizable able to run VM directly on hardware and only invoke VMM when needed
 - Must consider during ISA design, not hard to do
 - Since desktop VM is recent, ISAs where not built with support
- VMM must ensure that guest system only interacts with virtual resources
 - If guest OS attempts to access or modify information related to HW resources via a privileged instruction--for example, reading or writing the page table pointer--it will trap to the VMM
- VMM must intercept instruction and support a virtual version of the sensitive information as the guest OS expects (examples soon)

10/26/07

Impact of VMs on Virtual Memory

- Guest needs to manage virtual memory but can't do
 that
- VMM separates real and physical memory
 - Makes real memory a separate, intermediate level between virtual memory and physical memory - added level of indirection
 Some use the terms virtual memory, physical memory, and
 - Some use the terms virtual memory, physical memory, and machine memory to name the 3 levels
 Guest OS mans virtual memory to roal memory via its name
 - Guest OS maps virtual memory to real memory via its page tables, and VMM page tables map real memory to physical memory



- Two levels of indirection is too slow so to speed things up
 - VMM maintains a shadow page table that maps directly from the guest virtual address space to the physical address space of HW
 - » Rather than pay extra level of indirection on every memory access
 - » VMM must trap any attempt by guest OS to change its page table or to access the page table pointer

10/26/07

49



- IBM has been working on VMs forever and have been perfecting their system since then - Works very well now
- In the beginning, IBM 370 architecture added additional level of indirection that is managed by the VMM
 - Guest OS keeps its page tables as before, so the shadow pages are unnecessary
 - VMM manages the real TLB and has a copy of the contents of the TLB of each guest VM
 - Any instruction that accesses the TLB must trap
 - Process ID tags avoid flushing lower overhead in context switch

10/26/07

•	Most difficult part of virtualization
	 A lot of devices
	 All of them very different
	 Share among many VMs
	 Device drivers are buggy
•	Solution : Give each VM generic versions of eac type of I/O device driver, and let VMM to handle real I/O
•	Mapping hard, depends on device
	 Disks partitioned by VMM to create virtual disks for guest VM
	 Must deliver network packets to the correct VM
	» Shared in sort time slices

51

Outline

- 11 Advanced Cache Optimizations
- Memory Technology and DRAM optimizations
- Virtual Machines
- Xen VM: Design and Performance
- AMD Opteron Memory Hierarchy

Example: Xen VM

- · Xen: Open-source System VMM for 80x86 ISA - Project started at University of Cambridge, GNU license model
 - Growing in popularity
- One way of running a VM is to run with unmodified version of OS
 - Significant wasted effort just to keep guest OS happy
- · Xen creators said that wasn't necessary
 - Why not make changes to OS to make virtualization easier and/or more efficient
 - "paravirtualization" small modifications to guest OS to simplify virtualization



3 Examples of paravirtualization in Xen:

- 1. Use existing address space for TLB
 - To avoid flushing TLB when invoke VMM, Xen mapped into upper 64 MB of address space of each VM
- 2. Guest OS allowed to allocate pages Check to make sure protection restrictions are not violated
- 3. More protection levels
- - Xen takes advantage of 4 protection levels available in 80x86 Most OSes for 80x86 keep everything at privilege levels 0 or at
 - Xen VMM runs at the highest privilege level (0)
 - Guest OS runs at the next level (1)
 - Applications run at the lowest privilege level (3)
 - More protection
 - Guest OS should have more access privileges than application running on guest OS













Protection and Instruction Set Architecture - What are the problems?

- Why is virtualization so hard to fix?
 - Example Problem: 80x86 POPF (pop flags) instruction
 - loads flag registers from top of stack in memory
 - One such flag is Interrupt Enable (IE)
 - In system mode, POPF changes IE
 - In user mode, POPF simply changes all flags <u>except</u> IE
 - Problem: guest OS runs in user mode inside a VM, so it expects to see changed a IE, but it won't
 - » Guest OS should not be able to change
 - » Could cause different results
 - » Should trap this instruction instead of allowing to change

10/26/07

Protection and Instruction Set Architecture - What are the problems? Overcome: Reduce cost of processor virtualization Intel/AMD proposed ISA changes to reduce this cost Reduce interrupt overhead cost due to virtualization Reduce interrupt cost by steering interrupts to proper VM directly without invoking VMM and 3. not yet addressed by Intel/AMD; in the future?





Outline

- 11 Advanced Cache Optimizations
- Memory Technology and DRAM optimizations
- Virtual Machines
- Xen VM: Design and Performance
- AMD Opteron Memory Hierarchy

10/26/07

65

AMD Opteron Memory Hierarchy

- 12-stage integer pipeline yields a maximum clock rate of 2.8 GHz and fastest memory PC3200 DDR SDRAM
- 48-bit virtual and 40-bit physical addresses
- I and D cache: 64 KB, 2-way set associative, 64-B block, LRU
- L2 cache: 1 MB, 16-way, 64-B block, pseudo LRU, not inclusive
- Data and L2 caches use write back, write allocate
- L1 caches are virtually indexed and physically tagged
 L1 I TLB and L1 D TLB: fully associative, 40 entries
- 21 TTED and LTD TED. Turry associative, 40 entries
 32 entries for 4 KB pages and 8 for 2 MB or 4 MB pages
 Separate for bandwidth reasons
- L2 I TLB and L2 D TLB: 4-way, 512 entities of 4 KB pages
- Memory controller allows up to 10 cache misses (hit under multiple misses)

- 8 from D cache and 2 from I cache

10/26/

<section-header><section-header><section-header><section-header><section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>

Pentium 4 vs. Opteron Memory Hierarchy

CPU Instruction Cache	Pentium 4 (3.2 GHz*) Trace Cache (hard) (8K micro-ops)	Opteron (2.8 GHz*) 2-way associative, 64 KB, 64B block						
Data Cache	8-way associative, 16 KB, 64B block, inclusive in L2	2-way associative, 64 KB, 64B block, exclusive to L2						
L2 cache	8-way associative, 2 MB, 128B block	16-way associative, 1 MB, 64B block						
Prefetch	8 streams to L2	1 stream to L2						
Memory	200 MHz x 64 bits	200 MHz x 128 bits						
*Clock rate for this comparison in 2005; faster versions existed								
10/26/07		68						

