| (3) |  |
| :---: | :---: |
| EEL 5764: Graduate Computer Architecture |  |
| Introduction |  |
| Ch 1 - Fundamentals of Computer Design |  |
| Ann Gordon-Ross Electrical and Computer Engineering University of Florida |  |
| http:/www.ann.ece.ffi.edu/ |  |
| These slides are provided by: <br> David Patterson <br> Electrical Engineering and Computer Sciences, University of California, Berkeley <br> Modifications/additions have been made from the originals |  |
|  |  |

## EEL 5764

## Instructor: Ann Gordon-Ross

Office: 221 Larsen Hall, ann@ece.ufl.edu Office Hours: MW - 11:45 to 1 (or by appointment only on MW)

Text: Computer Architecture: A Quantitative Approach, 4th Edition (Oct, 2006)
Web page: linked from http://www.ann.ece.ufl.edu/
Communication: When sending email, include [EEL5764] in the subject line.

## Course Information

- Prerequisites
- Basic UNIX/LINUX OS and compiler knowledge
- High-level languages and data structures
- Programming experience with C and/or C++
- Assembly language
- Academic Integrity and Collaboration Policy
- Homework
- Project
- General
- Reading
- Textbook
- Technical research papers


## Course Components

- Midterms - 40\%
- 2 midterms
" One after chapter 4
" One after chapter 6
- Project - 50\%
- Class presentation - 10\%
- Reading list
» Grad students are now researchers, paper reading is a skill 15 minute presentation on current research topics
- 1-2 presentations as time permits
- Homework - 0\%
- I will assign homeworks and it is your responsibility to complete
them before the due date (solutions will be provided)
- Take this seriously! It WILL help you on the midterms

8/27/07

## Project - ISS (Part 1)

- ISS for your own custom assembly language
- Reads in program in intermediate format
- Pipelined ( 5 stage) and cycle accurate
- Must deal with data and control hazards
- Must implement any potential pipeline forwarding and resource sharing (register file) to minimize stall cycles
- Outputs any computed values in registers or memory to verify functionality
- Assembler
- Input = assembly code
- Output = intermediate format (opcodes and addresses)
- Testing
- You will need to write applications
- Matrix multiple, GCD, etc


## Project - ISS + Optimization (Part 2)

- Implement an architectural optimization of your choice
- Can't implement an existing technique exactly
" New idea
" Take existing idea and improve and/or modify
- Do research to see what else has been done
" Choose an area, survey papers
" Related work section of your final paper
- Quantify your optimization
» Choose a metric to show change
- I.E. CPI, area, power/energy, etc
» Not graded on how much better your technique is
- Research paper
- Preparation for being a grad student

8/27/07

## Project - Grading

- Part 1
- Due Oct 29.
- Make an appointment to demo what you turned in within the next 1-2 weeks
» 30 minutes
» Pass provided test cases and surprise test vectors (sam program, different inputs)
" Provide useful custom benchmarks and pass your test vectors
" Organization of demo
" Organization of code including good standard programming principles an sufficient comments/documentation.


## Project - Grading

## - Part 2

## - Due Dec 6

- Make an appointment to demo what you turned in during finals week
» 30 minutes
"Describe optimization and how it dffers from previous work
» How did you modify your ISS to simulate the optimization
» How did you quantify your optimization.
»Demo ISS both with and without optimization, showing your results



## Classes of Computers

- Three main classes of computers
- Desktop Computing
- Servers
- Embedded Computing
- Goals and challenges for each class differ


## Classes of Computers

|  | Price of system | Price of microprocessor module | Critical system design issues |
| :---: | :---: | :---: | :---: |
| DesktoD <br> (a) | $\begin{aligned} & \$ 500- \\ & \$ 5,000 \end{aligned}$ | \$50-\$500 | - Price-performance <br> -Graphics performance |
| Server | $\begin{aligned} & \$ 5,000- \\ & \$ 5,000,000 \end{aligned}$ | $\begin{aligned} & \$ 200- \\ & \$ 10,000 \end{aligned}$ | -Throughput <br> -Availability/Dependability <br> - Scalability |
|  | $\begin{array}{\|l\|} \hline \$ 10- \\ \$ 100,000 \end{array}$ | $\begin{aligned} & \$ 0.01- \\ & \$ 100 \end{aligned}$ | - Price <br> - Power consumption <br> -Application-specific performance |

## Outline

## - Classes of Computers

- Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:

1. Define and quantity power
2. Define and quantity dependability
3. Define, quantity, and summarize relative performance

- Fallacies and Pitfalls


## Outline

## - Classes of Computers

- Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:

1. Define and quantity power
2. Define and quantity dependability
3. Define, quantity, and summarize relative performance

- Fallacies and Pitfalls

Crossroads: Conventional Wisdom in Comp. Arch
Old Conventional Wisdom: Power is free, Transistors expensive

- New Conventional Wisdom: "Power wall" Power expensive, Xtors free (Can put more on chip than can afford to turn on)
- Old CW: Sufficiently increasing Instruction Level Parallelism via compilers, innovation (Out-of-order, speculation, VLIW, ...)
- New CW: "ILP wall" law of diminishing returns on more HW for ILP
- Old CW: Multiplies are slow, Memory access is fast
- New CW: "Memory wall" Memory slow, multiplies fast (200 clock cycles to DRAM memory, 4 clocks for multiply)
- Old CW: Uniprocessor performance 2X / 1.5 yrs
- New CW: Power Wall + ILP Wall + Memory Wall = Brick Wall
- Uniprocessor performance now 2X / 5(?) yrs
$\Rightarrow$ Sea change in chip design: multiple "cores"
( 2 X processors per chip / $\sim 2$ years)
» More simpler processors are more power efficient
82707


## Sea Change in Chip Design

- Intel 4004 (1971): 4-bit processor, 2312 transistors, 0.4 MHz ,
10 micron PMOS, $11 \mathrm{~mm}^{2}$ chip
RISC II (1983): 32-bit, 5 stage
pipeline, 40,760 transistors, 3 MHz
3 micron NMOS, $60 \mathrm{~mm}^{2}$ chip
$125 \mathrm{~mm}^{2}$ chip, 0.065 micron CMOS
= 2312 RISC II+FPU+Icache+Dcache
- RISC II shrinks to ~ $0.02 \mathrm{~mm}^{2}$ at 65 nm
- Caches via DRAM or 1 transistor SRAM (www.t-ram.com) ${ }^{\text {p.w......................................... }}$
Proximity Communication via capacitive coupling at $>1 \mathrm{~TB} / \mathrm{s}$ ? (Ivan Sutherland @ Sun / Berkeley)
- Processor is the new transistor?
8/27/07
16


## Déjà vu all over again?

- Multiprocessors imminent in 1970s, ‘80s, ‘90s, ...
- "... today's processors ... are nearing an impasse as technologies approach the speed of light..

David Mitchell, The Transputer: The Time Is Now (1989)

- Transputer was premature
$\Rightarrow$ Custom multiprocessors strove to lead uniprocessors $\Rightarrow$ Procrastination rewarded: 2 X seq. perf. / 1.5 years
- "We are dedicating all of our future product development to multicore designs. ... This is a sea change in computing"

Paul Otellini, President, Intel (2004)

- Difference is all microprocessor companies switch to multiprocessors (AMD, Intel, IBM, Sun; all new Apples 2 CPUs) $\Rightarrow$ Procrastination penalized: 2 X sequential perf. / 5 yrs $\Rightarrow$ Biggest programming challenge: 1 to 2 CPUs

8/27/07 $\qquad$
$\qquad$

## Problems with Sea Change

- Algorithms, Programming Languages, Compilers, Operating Systems, Architectures, Libraries, ... not ready to supply Thread Level Parallelism or Data Level Parallelism for 1000 CPUs / chip,
- Architectures not ready for 1000 CPUs / chip
- Unlike Instruction Level Parallelism, cannot be solved by just by computer architects and compiler writers alone, but also cannot be solved without participation of computer architects
- Computer Architecture: A Quantitative Approach) explores shift from Instruction Level Parallelism to Thread Level Parallelism / Data Level Parallelism


## Outline

- Classes of Computers
- Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:

1. Define and quantity power
2. Define and quantity dependability
3. Define, quantity, and summarize relative performance

- Fallacies and Pitfalls

8/27/07
19

Instruction Set Architecture: Critical Interface


- Properties of a good abstraction
- Lasts through many generations (portability)
- Used in many different ways (generality)
- Provides convenient functionality to higher levels
- Permits an efficient implementation at lower levels

8/27/07

Instruction Set Architecture
"... the attributes of a [computing] system as seen by
the programmer, i.e. the conceptual structure and
functional behavior, as distinct from the organization
of the data flows and controls the logic design, and
the physical implementation."

- Amdahl, Blaauw, and Brooks, 1964
-- Organization of Programmable
Storage
-- Data Types \& Data Structures:
Encodings \& Representations
-- Instruction Formats
-- Instruction (or Operation Code) Set
-- Modes of Addressing and Accessing Data Items and Instructions
-- Exceptional Conditions
8/27/07


## ISA vs. Computer Architecture

- Old definition of computer architecture = instruction set design
- Other aspects of computer design called implementation
- Insinuates implementation is uninteresting or less challenging
- Our view is computer architecture $\gg$ ISA
- Architect's job much more than instruction set design; technical hurdles today more challenging than those in instruction set design
- Since instruction set design not where action is, some conclude computer architecture (using old definition) is not where action is
- Disagree on conclusion
- Agree that ISA not where action is (ISA in CA:AQA 4/e appendix) 8/27/07

Comp. Arch. is an Integrated Approach

- What really matters is the functioning of the complete system
- hardware, runtime system, compiler, operating system, and application
- In networking, this is called the "End to End argument"
- Computer architecture is not just about transistors, individual instructions, or particular implementations



## Outline

- Classes of Computers Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:

1. Define and quantity power
2. Define and quantity dependability
3. Define, quantity, and summarize relative performance

- Fallacies and Pitfalls

What Computer Architecture brings to Table

- Other fields often borrow ideas from architecture
- Quantitative Principles of Design

1. Take Advantage of Parallelism
2. Principle of Locality
3. Focus on the Common Case
4. Amdahl's Law
5. The Processor Performance Equation

- Careful, quantitative comparisons
- Define, quantity, and summarize relative performance
- Define and quantity relative cost
- Define and quantity dependability
- Define and quantity power
- Culture of anticipating and exploiting advances in technology
- Culture of well-defined interfaces that are carefully implemented and thoroughly checked
8/27/07


## 1) Taking Advantage of Parallelism

- Increasing throughput of server computer via multiple processors or multiple disks
- Detailed HW design
- Carry lookahead adders uses parallelism to speed up computing sums from linear to logarithmic in number of bits per operand
- Multiple memory banks searched in parallel in set-associative caches
- Pipelining: overlap instruction execution to reduce the total time to complete an instruction sequence.
- Not every instruction depends on immediate predecessor $\Rightarrow$
executing instructions completely/partially in parallel possible
- Classic 5 -stage pipeline:

1) Instruction Fetch (Ifetch),
2) Register Read (Reg),
3) Execute (ALU),
4) Data Memory Access (Dmem),
5) Register Write (Reg)

3/27/07



## 2) The Principle of Locality

- The Principle of Locality:
- Program access a relatively small portion of the address space at any instant of time.
- Two Different Types of Locality:
- Temporal Locality (Locality in Time): If an item is referenced, it will tend to be referenced again soon (e.g., loops, reuse)
- Spatial Locality (Locality in Space): If an item is referenced, items whose addresses are close by tend to be referenced soon (e.g., straight-line code, array access)
- Last 30 years, HW relied on locality for memory perf.



## 3) Focus on the Common Case

- Common sense guides computer design
- Since its engineering, common sense is valuable
- In making a design trade-off, favor the frequent case over the infrequent case
- E.g., Instruction fetch and decode unit used more frequently than multiplier, so optimize it 1st
- E.g., If database server has 50 disks / processor, storage dependability dominates system dependability, so optimize it 1st
- Frequent case is often simpler and can be done faster than the infrequent case
- E.g., overflow is rare when adding 2 numbers, so improve performance by optimizing more common case of no overflow
May slow down overflow, but overall performance improved by optimizing for the normal case
- What is frequent case and how much performance improved by making case faster => Amdahl's Law

8/27/07 33

## 4) Amdahl's Law

ExTime $_{\text {new }}=$ ExTime $_{\text {old }} \times\left[\left(1-\right.\right.$ Fraction $\left.\left._{\text {enhanced }}\right)+\frac{\text { Fraction }_{\text {enhanced }}}{\text { Speedup }_{\text {enhanced }}}\right]$

Speedup $_{\text {overall }}=\frac{\text { ExTime }_{\text {old }}}{\text { ExTime }_{\text {new }}}=\frac{1}{\left(1-\text { Fraction }_{\text {enhanced }}\right)+\frac{\text { Fraction }_{\text {enhanced }}}{\text { Speedup }_{\text {enhanced }}}}$
Best you could ever hope to do:


## Amdahl's Law example

- New CPU 10X faster
- I/O bound server, so $\mathbf{6 0 \%}$ time waiting for I/O

$$
\begin{aligned}
\text { Speedup }_{\text {overall }} & =\frac{1}{\left(1-\text { Fraction }_{\text {enhanced }}\right)+\frac{\text { Fraction }_{\text {enhanced }}}{\text { Speedup }_{\text {enhanced }}}} \\
& =\frac{1}{(1-0.4)+\frac{0.4}{10}}=\frac{1}{0.64}=1.56
\end{aligned}
$$

- Apparently, its human nature to be attracted by 10X faster, vs. keeping in perspective its just 1.6X faster


8/27/07


## Outline

- Classes of Computers Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:

1. Define and quantity power
2. Define and quantity dependability
3. Define, quantity, and summarize relative performance

- Fallacies and Pitfalls


## Trends in IC Technology

- The most important trend in embedded systems Moore's Law
- Predicted in 1965 by Intel co-founder Gordon Moore
- IC transistor capacity has doubled roughly every 18 months for the past several decades


## 

## Moore's Law

- Wow
- This growth rate is hard to imagine, most people underestimate
- How many ancestors do you have from 20 generations ago
" I.e. roughly how many people alive in the 1500 's did it take to make you
» $2^{20}=$ more than 1 million people
- This underestimation is the key to pyramid schemes!



## Tracking Technology Performance Trends

- Drill down into 4 technologies:
- Disks,
- Memory,
- Network,
- Processors
- Compare ~1980 Archaic (Nostalgic) vs. ~2000 Modern (Newfangled)
- Performance Milestones in each technology
- Compare for Bandwidth vs. Latency improvements in performance over time
- Bandwidth: number of events per unit time
- E.g., M bits / second over network, M bytes / second from disk
- Latency: elapsed time for a single event
E.g., one-way network delay in microseconds, average disk access time in milliseconds

8/27/07

| Disks: Archaic(Nostalgic) v. Modern(Newfangled) |  |  |
| :---: | :---: | :---: |
| - CDC Wren I, 1983 | - Seagate 373453, 2003 |  |
| - 3600 RPM | - 15000 RPM | (4X) |
| - 0.03 GBytes capacity | - 73.4 GBytes | (2500X) |
| - Tracks/lnch: 800 | - Tracks/Inch: 64000 | (80X) |
| - Bits/Inch: 9550 | - Bits/Inch: 533,000 | (60X) |
| - Three 5.25" platters | - Four 2.5" platters (in 3.5" form factor) |  |
| - Bandwidth: 0.6 MBytes/sec | - Bandwidth: 86 MBytes/sec | (140X) |
| - Latency: $\mathbf{4 8 . 3 \mathrm { ms }}$ | - Latency: 5.7 ms | (8X) |
| - Cache: none | - Cache: 8 MBytes |  |






Latency Lags Bandwidth (last ~20 years)


## Rule of Thumb for Latency Lagging BW

- In the time that bandwidth doubles, latency improves by no more than a factor of 1.2 to 1.4 (and capacity improves faster than bandwidth)
- Stated alternatively:

Bandwidth improves by more than the square of the improvement in Latency

## Computers in the News

- "Intel loses market share in own backyard," By Tom Krazit, CNET News.com, 1/18/2006
- "Intel's share of the U.S. retail PC market fell by 11 percentage points, from 64.4 percent in the fourth quarter of 2004 to 53.3 percent. ... Current Analysis' market share numbers measure U.S retail sales only, and therefore exclude figures from Dell, which uses its Web site to sell directly to consumers. ...
AMD chips were found in 52.5 percent of desktop
PCs sold in U.S. retail stores during that period."
- Technical advantages of AMD Opteron/Athlon vs. Intel Pentium 4 as we'll see in this course.


## 6 Reasons Latency Lags Bandwidth

1. Moore's Law helps BW more than latency

- Faster transistors, more transistors,
more pins help Bandwidth
» MPU Transistors: 0.130 vs. 42 M xtors (300X)
» DRAM Transistors: 0.064 vs. 256 M xtors (4000X)
" MPU Pins: 68 vs. 423 pins
" DRAM Pins: 16 vs. 66 pins
" DRAM Pins: 16 Vs. 66 pins
Smaller, faster transistors but communicat over (relatively) longer lines: limits latency
» Feature size: $\quad 1.5$ to 3 vs. 0.18 micron $(8 X, 17 X)$
» MPU Die Size: $\quad 35$ vs. $204 \mathrm{~mm}^{2} \quad$ (ratio sqrt $\Rightarrow 2 X$ )
" DRAM Die Size: $\quad 47$ vs. $217 \mathrm{~mm}^{2} \quad$ (ratio sqrt $\Rightarrow 2 X$ )

8/27/07

## 6 Reasons Latency Lags Bandwidth (cont'd)

4. Latency helps BW, but not vice versa

- Spinning disk faster improves both bandwidth and rotational latency
" 3600 RPM $\Rightarrow 15000$ RPM $=4.2 \mathrm{X}$
" Average rotational latency: $8.3 \mathrm{~ms} \Rightarrow 2.0 \mathrm{~ms}$
" Things being equal, also helps BW by 4.2 X
- Lower DRAM latency $\Rightarrow$

More access/second (higher bandwidth)

- Higher linear density helps disk BW (and capacity), but not disk Latency
» $9,550 \mathrm{BPI} \Rightarrow 533,000 \mathrm{BPI} \Rightarrow 60 \mathrm{X}$ in BW

6 Reasons Latency Lags Bandwidth (cont'd)
5. Bandwidth hurts latency

- Queues help Bandwidth, hurt Latency (Queuing Theory)
- Adding chips to widen a memory module increases Bandwidth but higher fan-out on address lines may increase Latency

6. Operating System overhead hurts

Latency more than Bandwidth

- Long messages amortize overhead; overhead bigger part of short messages


## Summary of Technology Trends

- For disk, LAN, memory, and microprocessor, bandwidth improves by square of latency improvement
- In the time that bandwidth doubles, latency improves by no more than 1.2X to 1.4 X
- Lag probably even larger in real systems, as bandwidth gains multiplied by replicated components
- Multiple processors in a cluster or even in a chip
- Multiple disks in a disk array
- Multiple memory modules in a large memory
- Simultaneous communication in switched LAN
- HW and SW developers should innovate assuming Latency Lags Bandwidth
- If everything improves at the same rate, then nothing really changes - When rates vary, require real innovation

8/27/07
57

## Outline

- Classes of Computers Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:


## 1. Define and quantity power

2. Define and quantity dependability
3. Define, quantity, and summarize relative performance

- Fallacies and Pitfalls


## Define and quantity power ( 1 / 2)

- For CMOS chips, traditional dominant energy consumption has been in switching transistors, called dynamic power

Powerdynamic $=1 / 2 \times$ CapacitiveLoad $_{\times} \times$Voltage $^{2} \times$ FrequencySwitched

- For mobile devices, energy better metric

Energy $_{\text {dynamic }}=$ CapacitiveLoad $\times$ Voltage $^{2}$

- For a fixed task, slowing clock rate (frequency switched) reduces power, but not energy
- Capacitive load a function of number of transistors connected to output and technology, which determines capacitance of wires and transistors
- Dropping voltage helps both, so went from 5V to 1V
- To save energy \& dynamic power, most CPUs now turn off clock of inactive modules (e.g. FI. Pt. Unit)
8/27/07


## Example of quantifying power

- Suppose $15 \%$ reduction in voltage results in a $15 \%$ reduction in frequency. What is impact on dynamic power?

Power $_{\text {dynamic }}=1 / 2 \times$ CapacitiveLoad $_{\times} \times$Voltage $^{2} \times$ FrequencySwitched
$=1 / 2 \times .85 \times$ CapacitiveLoad $\times(.85 \times \text { Voltage })^{2} \times$ FrequencySwitched
$=(.85)^{3} \times$ OldPower dynamic $^{\text {a }}$
$\approx 0.6 \times$ OldPowerd $_{\text {dyamic }}$

Define and quantity power (2 / 2)

- Because leakage current flows even when a transistor is off, now static power important too

Power $_{\text {static }}=$ Current $_{\text {static }} \times$ Voltage

- Leakage current increases in processors with smaller transistor sizes
- Increasing the number of transistors increases power even if they are turned off
- In 2006, goal for leakage is $\mathbf{2 5 \%}$ of total power consumption; high performance designs at 40\%
- Very low power systems even gate voltage to inactive modules to control loss due to leakage

8/27/07

## Outline

- Classes of Computers Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:

> 1. Define and quantity power
2. Define and quantity dependability
3. Define, quantity, and summarize relative performance

- Fallacies and Pitfalls


## Define and quantity dependability (1/3)

- How decide when a system is operating properly?
- Infrastructure providers now offer Service Level Agreements (SLA) to guarantee that their networking or power service would be dependable
- Systems alternate between 2 states of service with respect to an SLA:

1. Service accomplishment, where the service is delivered as specified in SLA
2. Service interruption, where the delivered service is different from the SLA

- Failure $=$ transition from state 1 to state 2
- Restoration = transition from state 2 to state 1

Define and quantity dependability (2/3)

- Module reliability = measure of continuous service accomplishment (or time to failure). 2 metrics

1. Mean Time To Failure (MTTF) measures Reliability
2. Failures $\operatorname{In}$ Time (FIT) $=1 / \mathrm{MTTF}$, the rate of failures - Traditionally reported as failures per billion hours of operation

- Mean Time To Repair (MTTR) measures Service Interruption
- Mean Time Between Failures (MTBF) = MTTF+MTTR
- Module availability measures service as alternate between the 2 states of accomplishment and interruption (number between 0 and 1, e.g. 0.9)
- Module availability = MTTF / ( MTTF + MTTR)

8/27/07

## Example calculating reliability

- If modules have exponentially distributed lifetimes (age of module does not affect probability of failure), overall failure rate is the sum of failure rates of the modules
- Calculate FIT and MTTF for 10 disks (1M hour MTTF per disk), 1 disk controller ( 0.5 M hour MTTF), and 1 power supply ( 0.2 M hour MTTF):

FailureRate =

## $M T T F=$

$8 / 270$

## Example calculating reliability

- If modules have exponentially distributed lifetimes (age of module does not affect probability of failure), overall failure rate is the sum of failure rates of the modules
- Calculate FIT and MTTF for 10 disks (1M hour MTTF per disk), 1 disk controller ( 0.5 M hour MTTF), and 1 power supply ( 0.2 M hour MTTF):
FailureRate $=10 \times(1 / 1,000,000)+1 / 500,000+1 / 200,000$
$=10+2+5 / 1,000,000$
$=17 / 1,000,000$
$=17,000$ FIT
$M T T F=1,000,000,000 / 17,000$
$\approx 59,000$ hours


## Outline

- Classes of Computers Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:

1. Define and quantity power
2. Define and quantity dependability
3. Define, quantity, and summarize relative performance

- Fallacies and Pitfalls

Definition: Performance

- Performance is in units of things per sec - bigger is better
- If we are primarily concerned with response time
performance $(x)=\quad 1$ execution_time(x)
" $X$ is $n$ times faster than $Y$ " means
$n=\frac{\text { Performance }(X)}{\text { Performance }(Y)}=\frac{\text { Execution_time(Y) }}{\text { Execution_time }(X)}$

8/27/07
68

## Performance: What to measure

- Usually rely on benchmarks vs. real workloads
- To increase predictability, collections of benchmark applications, called benchmark suites, are popular
- SPECCPU: popular desktop benchmark suite
- CPU only, split between integer and floating point programs
- SPECint2000 has 12 integer, SPECfp2000 has 14 integer pgms
- SPECCPU2006 to be announced Spring 2006
- SPECSFS (NFS file server) and SPECWeb (WebServer) added as server benchmarks
- Transaction Processing Council measures server performance and cost-performance for databases
- TPC-C Complex query for Online Transaction Processing
- TPC-H models ad hoc decision support
- TPC-W a transactional web benchmark
- TPC-App application server and web services benchmark

8/27/07
69

How Summarize Suite Performance (1/5)

- Arithmetic average of execution time of all pgms?
- But they vary by 4 X in speed, so some would be more important than others in arithmetic average
- Could add a weights per program, but how pick weight?
- Different companies want different weights for their products
- SPECRatio: Normalize execution times to reference computer, yielding a ratio proportional to performance =

| time on reference computer |
| :---: |
| time on computer being rated |

$8 / 2707$
${ }^{70}$

How Summarize Suite Performance (2/5)

$$
\begin{aligned}
\text { - If program SPECRatio on Computer A is } 1.25 \text { times } \\
\text { bigger than Computer B, then }
\end{aligned} \quad \begin{aligned}
1.25 & =\frac{\text { SPECRatio }_{A}}{\text { SPECRatio }_{B}}=\frac{\frac{\text { ExecutionTime }_{\text {reference }}}{\text { ExecutionTime }_{A}}}{\frac{\text { ExecutionTime }_{\text {reference }}}{\text { ExecutionTime }_{B}}} \\
& =\frac{\text { ExecutionTime }_{B}}{\text { ExecutionTime }_{A}}=\frac{\text { Performance }_{A}}{\text { Performance }_{B}}
\end{aligned}
$$

- Note that when comparing 2 computers as a ratio, execution times on the reference computer drop out, so choice of reference computer is irrelevant

How Summarize Suite Performance (3/5)

Since ratios, proper mean is geometric mean
(SPECRatio unitless, so arithmetic mean meaningless)

$$
\text { GeometricMean }=\sqrt[n]{\prod_{i=1}^{n} \text { SPECRatio }_{i}}
$$

1. Geometric mean of the ratios is the same as the ratio of the geometric means
2. Ratio of geometric means
= Geometric mean of performance ratios
$\Rightarrow$ choice of reference computer is irrelevant!

- These two points make geometric mean of ratios attractive to summarize performance
8/27/07

How Summarize Suite Performance (4/5)

- Does a single mean well summarize performance of programs in benchmark suite?
- Can decide if mean a good predictor by characterizing variability of distribution using standard deviation
- Like geometric mean, geometric standard deviation is multiplicative rather than arithmetic
- Can simply take the logarithm of SPECRatios, compute the standard mean and standard deviation, and then take the exponent to convert back:
GeometricMean $=\exp \left(\frac{1}{n} \times \sum_{i=1}^{n} \ln (\right.$ SPECRatio $\left.i)\right)$
GeometricStDev $=\exp \left(S t D e v\left(\ln \left(\right.\right.\right.$ SPECRatio $\left.\left.\left._{i}\right)\right)\right)$

8/27/07
${ }^{73}$

How Summarize Suite Performance (5/5)

- Standard deviation is more informative if know distribution has a standard form
- bell-shaped normal distribution, whose data are symmetric around mean
- lognormal distribution, where logarithms of data--not data itself--are normally distributed (symmetric) on a logarithmic scale
- For a lognormal distribution, we expect that $68 \%$ of samples fall in range [mean/gstdev,mean $\times$ gstdev] $95 \%$ of samples fall in range mean/ gstdev${ }^{2}$, mean $\times$ gstdev ${ }^{2}$.
- Note: Excel provides functions EXP(), LN(), and STDEV() that make calculating geometric mean and multiplicative standard deviation easy


## Outline

- Classes of Computers Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:

1. Define and quantity power
2. Define and quantity dependability
3. Define, quantity, and summarize relative performance

- Fallacies and Pitfalls


## Fallacies and Pitfalls (1/2)

- Fallacies - commonly held misconceptions - When discussing a fallacy, we try to give a counterexample.
- Pitfalls - easily made mistakes.
- Often generalizations of principles true in limited context
- Show Fallacies and Pitfalls to help you avoid these errors
- Fallacy: Benchmarks remain valid indefinitely
- Once a benchmark becomes popular, tremendous optimizations or by aggressive interpretation of the rules for running the benchmark: "benchmarksmanship."
- 70 benchmarks from the 5 SPEC releases. $70 \%$ were dropped from the next release since no longer useful
- Pitfall: A single point of failure
- Rule of thumb for fault tolerant systems: make sure that every component was redundant so that no single component failure could bring down the whole system (e.g, power supply)

8/27/07

## Fallacies and Pitfalls (2/2)

- Fallacy - Rated MTTF of disks is $\mathbf{1 , 2 0 0 , 0 0 0}$ hours or $\approx 140$ years, so disks practically never fail
- But disk lifetime is 5 years $\Rightarrow$ replace a disk every 5 years; on average, 28 replacements wouldn't fail
- A better unit: \% that fail (1.2M MTTF = 833 FIT)
- Fail over lifetime: if had 1000 disks for 5 years $=1000 *\left(5^{*} 365 * 24\right)^{*} 833 / 10^{9}=36,485,000 / 10^{6}=37$ $=3.7 \%$ (37/1000) fail over 5 yr lifetime (1.2M hr MTTF)
- But this is under pristine conditions
- little vibration, narrow temperature range $\Rightarrow$ no power failures
- Real world: 3\% to 6\% of SCSI drives fail per year - 3400-6800 FIT or 150,000-300,000 hour MTTF [Gray \& van Ingen 05]
- 3\% to 7\% of ATA drives fail per year ${ }_{27 / 07}^{-3400-8000}$ FIT or 125,000-300,000 hour MTTF [Gray \& van Ingen 05]

