



## Limits to ILP HW Model comparison

10


	Model	Power 5
Instructions Issued per clock	Infinite	4
Instruction Window Size	Infinite	200
Renaming Registers	Infinite	48 integer + 40 Fl. Pt.
Branch Prediction	Perfect	2% to 6% misprediction
		(Tournament Branch Predictor)
Cache	Perfect	64KI, 32KD, 1.92MB L2, 36 MB L3
Memory Alias Analysis	Perfect	??




	New Model	Model	Power 5
Instructions Issued per clock	Infinite	Infinite	4
(Vary) Instruction Window Size	Infinite, 2K, 512, 128, 32	Infinite	200
Renaming Registers	Infinite	Infinite	48 integer + 40 Fl. Pt.
Branch Perfe Prediction	Perfect	Perfect	2% to 6% misprediction
			(Tournament Branch Predictor)
Cache	Perfect	Perfect	64KI, 32KD, 1.92MB L2, 36 MB L3
Memory Alias	Perfect	Perfect	??




	New Model	Model	Power 5
Instructions Issued per clock	64	Infinite	4
Instruction Window Size	2048	Infinite	200
Renaming Registers	Infinite	Infinite	48 integer + 40 Fl. Pt.
<mark>(Vary)</mark> Branch Prediction	Perfect vs. 8K Tournament vs. 512 2-bit vs.	Perfect	2% to 6% misprediction (Tournament Branch
profile vs. none		Predictor)	
Cache	Perfect	Perfect	64KI, 32KD, 1.92MB L2, 36 MB L3
Memory Alias	Perfect	Perfect	??






Γ


	New Model	Model	Power 5
Instructions Issued per clock	64	Infinite	4
Instruction Window Size	2048	Infinite	200
<mark>(Vary)</mark> Renaming Registers	Infinite v. 256, 128, 64, 32, none	Infinite	48 integer + 40 Fl. Pt.
Branch Prediction	8K 2-bit	Perfect	Tournament Branch Predictor
Cache	Perfect	Perfect	64KI, 32KD, 1.92MB L2, 36 MB L3
Memory Alias	Perfect	Perfect	Perfect




	New Model	Model	Power 5
Instructions Issued per clock	64	Infinite	4
Instruction Window Size	2048	Infinite	200
Renaming Registers	256 Int + 256 FP	Infinite	48 integer + 40 Fl. Pt.
Branch Prediction	8K 2-bit	Perfect	Tournament
Cache	Perfect	Perfect	64KI, 32KD, 1.92MB L2, 36 MB L3
<mark>(Vary)</mark> Memory Alias	Perfect v. Stack v. Inspect v. none	Perfect	Perfect



	New Model	Model	Power 5
Instructions Issued per clock	64 (no restrictions)	Infinite	4
Instruction Window Size	Infinite vs. 256, 128, 64, 32	Infinite	200
Renaming Registers	64 Int + 64 FP	Infinite	48 integer + 40 Fl. Pt.
Branch Prediction	1K 2-bit	Perfect	Tournament
Cache	Perfect	Perfect	64KI, 32KD, 1.92MB L2, 36 MB L3
Memory Alias	HW disambiguation	Perfect	Perfect





### Which is better for increasing ILP: HW vs. SW

Memory disambiguation:

- HW best
- Compile time pointer analysis is hard


Speculation:

HW best when dynamic branch prediction better than compile time prediction

 $(\mathcal{D})$ 

21


- » Profiling is not good enough
- Exceptions easier for HW
- » HW doesn't need bookkeeping code or compensation code
- Speculation is very complicated to get right
- » Execution is hard enough to get right without speculation » Speculation leads to many special cases
- » Speculation leads to many special c » Hard to get right
- Scheduling
  - SW can look ahead to schedule better, look beyond current PC
- Advantage for HW based:
- Compiler independence: does not require new compiler, 9/26/07 recompilation to run well





#### **Thread Level Parallelism (TLP) Outline** ILP vs. TLP • ILP exploits implicit parallel operations within a loop or straight-line code segment Multithreading TLP explicitly represented by the use of multiple Simultaneous Multithreading threads of execution that are inherently parallel TLP Goal: Use multiple instruction streams to improve - Throughput of computers that run many programs Execution time of multi-threaded programs TLP could be more cost-effective to • exploit than ILP 9/26/07 23 9/26/07


NOW Handout Page (#)


24


























- Not affecting clock cycle time, especially in
  Instruction issue more candidate instructions need to be
  - considered - Instruction completion - choosing which instructions to commit may be challenging
- Ensuring that cache and TLB conflicts generated by SMT do not degrade performance

9/26/07



# NOW Handout Page (#)

35