

EEL 5764 Graduate Computer Architecture

Chapter 2 - Instruction Level Parallelism

Ann Gordon-Ross Electrical and Computer Engineering University of Florida

http://www.ann.ece.ufl.edu/

These slides are provided by: David Patterson Electrical Engineering and Computer Sciences, University of California, Berkeley Modifications/additions have been made from the originals

Outline

- ILP
- · Compiler techniques to increase ILP
- Loop Unrolling
- Static Branch Prediction
- Dynamic Branch Prediction
- Overcoming Data Hazards with Dynamic Scheduling
- Tomasulo Algorithm

10/14/08

Recall from Pipelining Review

- Pipeline CPI = Ideal pipeline CPI + Structural Stalls + Data Hazard Stalls + Control Stalls
 - <u>Ideal pipeline CPI</u>: measure of the maximum performance attainable by the implementation
 - <u>Structural hazards</u>: HW cannot support this combination of instructions
 - <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline
 - <u>Control hazards</u>: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps)

Instruction Level Parallelism

- Instruction-Level Parallelism (ILP): overlap the execution of instructions to improve performance
- 2 approaches to exploit ILP:
 - 1) Dynamically Rely on hardware to help discover and exploit the parallelism dynamically (e.g., Pentium 4, AMD Opteron, IBM Power), and
 - 2) Statically Rely on software technology to find parallelism, statically at compile-time (e.g., Itanium 2, DSP)



Instruction-Level Parallelism (ILP)

Basic Block (BB) ILP is quite small

 BB: a straight-line code sequence with no branches in except to the entry and no branches out except at the exit

- average dynamic branch frequency 15% to 25%
 => 4 to 7 instructions execute between a pair of branches
- Plus instructions in BB likely to depend on each other
- To obtain substantial performance enhancements, we must exploit ILP across multiple basic blocks
- Simplest: <u>loop-level parallelism</u> to exploit parallelism among iterations of a loop. E.g., for (i=1; i<=1000; i=i+1) x[i] = x[i] + y[i];

Loop-Level Parallelism

- Exploit loop-level parallelism to parallelism by "unrolling loop" either by
- 1. dynamic via branch prediction or
- 2. static via loop unrolling by compiler
- Determining instruction dependence is critical to Loop Level Parallelism
- If 2 instructions are
 - <u>parallel</u>, they can execute simultaneously in a pipeline of arbitrary depth without causing any stalls (assuming no structural hazards)
 - <u>dependent</u>, they are not parallel and must be executed in order, although they may often be partially overlapped

10/14/08

5

7

Data Dependence and Hazards

 Instr_J is data dependent (aka true dependence) on Instr_I.

1. Instr, tries to read operand before Instr, writes it

$$I: add r1, r2, r3 J: sub r4, r1, r3$$

2. or Instr₁ is data dependent on Instr_k which is dependent on Instr₁

- If two instructions are data dependent, they cannot execute simultaneously or be completely overlapped
- Data dependence in instruction sequence
 ⇒ data dependence in source code ⇒ effect of original data
 dependence must be preserved
- If data dependence caused a hazard in pipeline, called a Read After Write (RAW) hazard
- Dependency is independent of pipeline, hazards are dependent on pipeline

ILP and Data Dependencies, Hazards

 HW/SW must preserve program order: order instructions would execute in if executed sequentially as determined by original source program

- Dependences are a property of programs

- Presence of dependence indicates potential for a hazard, but actual hazard and length of any stall is property of the pipeline
- Importance of the data dependencies

1) indicates the possibility of a hazard

2) determines order in which results must be calculated

3) sets an upper bound on how much parallelism can possibly be exploited

 HW/SW goal: exploit parallelism by preserving program order only where it affects the outcome of the program

As long as results are the same, execute in any order

10/14/08

10/14/08

Name Dependence #1: Anti-dependence

- Name dependence: when 2 instructions use same register or memory location, called a name, but no flow of data between the instructions associated with that name; 2 versions of name dependence
- Instr. writes operand <u>before</u> Instr. reads it
 - I: sub r4,r1,r3
 J: add r1,r2,r3 K: mul r6,r1,r7

Called an "anti-dependence" by compiler writers. This results from reuse of the name "r1" - could use any other register

 If anti-dependence caused a hazard in the pipeline, called a Write After Read (WAR) hazard 9

10/14/08

Name Dependence #2: Output dependence

Instr, writes operand before Instr, writes it.

 $\stackrel{\frown}{\rightarrow} I: \text{ sub } r1, r4, r3 \\ \stackrel{\frown}{\rightarrow} J: \text{ add } r1, r2, r3$ K: mul r6,r1,r7

- Called an "output dependence" by compiler writers This also results from the reuse of name "r1"
- If anti-dependence caused a hazard in the pipeline, called a Write After Write (WAW) hazard
- Instructions involved in a name dependence can execute simultaneously if name used in instructions is changed so instructions do not conflict
 - Register renaming resolves name dependence for regs
 - Either by compiler or by HW

```
10/14/08
```



- Control dependence need not be preserved, but results must be correct
 - willing to execute instructions that should not have been executed, thereby violating the control dependences, if can do so without affecting correctness of the program
- Instead, 2 properties critical to program correctness are
 - 1) exception behavior and
 - 2) data flow

Control Dependencies

 Every instruction is control dependent on some set of branches, and, in general, these control dependencies must be preserved to preserve program order

if p1 { S1; }; if p2 { S2; }

 S1 is control dependent on p1, and S2 is control dependent on p2 but not on p1.

Exception Behavior



- Example:

R2,R3,R4
R2,L1
R1,0(R2)

L1:

- (Assume branches not delayed)
- Problem with moving LW before BEQZ?

10/14/08

13

Computers in the News

Who said this?

Carter, 1979 B. Bill Clinton, 1996 C. Al Gore, 2000 D. George W. Bush, 2006

A. Jimmy

"Again, I'd repeat to you that if we can remain the most competitive nation in the world, it will benefit the worker here in America. People have got to understand, when we talk about spending your taxpayers' money on research and development, there is a correlating benefit, particularly to your children. See, it takes a while for some of the investments that are being made with government dollars to come to market. I don't know if people realize this, but the Internet began as the Defense Department project to improve military communications. In other words, we were trying to figure out how to better communicate, here was research money spent, and as a result of this sound investment, the Internet came to be.

The Internet has changed us. It's changed the whole world."



Data Flow

- Data flow: actual flow of data values among instructions that produce results and those that consume them
 - branches make flow dynamic, determine which instruction is supplier of data
- Example:

DADDU	<u>r1</u> , r2, r3
BEQZ	R4,L
DSUBU	<u>R1</u> ,R5,R6
L:	
OR	R7, <u>R1</u> , R8

• OR depends on DADDU or DSUBU? Must preserve data flow on execution

10/14/08

14

Outline

- ILP
- · Compiler techniques to increase ILP
- Loop Unrolling
- Static Branch Prediction
- Dynamic Branch Prediction
- Overcoming Data Hazards with Dynamic Scheduling
- Tomasulo Algorithm







Software Techniques - Loop Unrolling Example

- This code, add a scalar to a vector:
 - for (i=1000; i>0; i=i-1)

x[i] = x[i] + s;

• Assume following latencies for all examples – Ignore delayed branch in these examples

Instruction producing result	Instruction using result	Latency in cycles	Stalls between in cycles
FP ALU op	Another FP ALU op	4	3
FP ALU op	Store double	3	2
Load double	FP ALU op	1	1
Load double	Store double	1	0
Integer op	Integer op	1	0

10/14/08

17

19

FP Loop - Where are the stalls?

1	Loop:	L.D	<mark>F0</mark> , 0 (R1)	;F0=vector el	lement	8	
2		stall				Assumption no cache	
3		ADD.D	F4, F0, F2	;add scalar to	5 F2	misses	
4		stall					
5		stall					
6		S.D.	0 (R1), F4	;store result			
7		DADDUI	R1, R1, -8	;decrement p	ointer 8	BB (DW)	
8		stall		;assumes ca	n't forwa	ard to branch	ı
9		BNEZ	R1, Loop	;branch R1 !=	= zero		
	Instruction	Inctur		Leteneutin	Q4alla	h etwa en	

Instruction producing result	Instruction using result	Latency in cycles	Stalls between in cycles
FP ALU op	Another FP ALU op	4	3
FP ALU op	Store double	3	2
Load double	FP ALU op	1	1

^{10/14/08}9 clock cycles: Rewrite code to minimize stalls?

```
FP Loop: Where are the Hazards?
```

• First translate into MIPS code: -To simplify, assume 8 is lowest address

Loop:	L.D	F0,0(R1)	;F0=vector element
	ADD.D	F4,F0,F2	;add scalar from F2
	S.D	0(R1),F4	;store result
	DADDUI	R1,R1,-8	;decrement pointer 8B (DW)
	BNEZ	R1,Loop	;branch R1!=zero

Double precision so decrement by 8 (instead of 4)

10/14/08



18

Revised FP Loop Minimizing Stalls

1	Loop:	L.D	<mark>F0</mark> , 0 (R1)	Move up add to hide stall
2		DADDUI	R1, R1, -8 🖛	And remove stall
3		ADD.D	F4, <mark>F0</mark> , F2	
4		stall		
5		stall		
6		S.D.	<mark>8</mark> (R1), F4	;altered offset when move DADDUI
7		BNEZ	R1, Loop	

Instruction producing result	Instruction using result	Latency in cycles	Stalls between in cycles
FP ALU op	Another FP ALU op	4	3
FP ALU op	Store double	3	2
Load double	FP ALU op	1	1

7 clock cycles, but just 3 for execution (L.D, ADD.D,S.D), 4 for loop overhead; How make faster?

^{10/14/08} But this is hard for the compiler to do!! ²⁰



Unroll Loop Four Times (straightforward way) - Loop Speedup

1	Loop:	L.D	F0, 0 (R1)		Rewrite loop
3		ADD.D	F4, F0, F2		to minimize
6		S.D	0(R1), F4	;drop DSUBUI & BNEZ	stalls?
7		L.D	F6, -8 (R1)		Stans:
9		ADD.D	F8, F6, F2		1 cycle stall
12		S.D	-8(R1), F8	;drop DSUBUI & BNEZ	2 cycles stall
13		L.D	F10, -16 (R1)		
15		ADD.D	F12, F10, F2		
18		S.D	-16(R1), F12	;drop DSUBUI & BNEZ	
19		L.D	F14, -24 (R1)		
21		ADD.D	F16, F10, F2		
24		S.D	-24(R1), F16	;drop DSUBUI & BNEZ	
25		DADDUI	R1, R1, #-32	;alter to 4*8	
26		BNEZ	R1, Loop		

27 clock cycles, or 6.75 per iteration (dropped instructions, not stalls) (Assumes R1 is a multiple of 4)

10/14/08 But we have made the basic block bigger...more ILP!!²¹

Unrolled Loop Detail

- Assumption: Upper bound is known not realistic
- Suppose it is n, and we would like to unroll the loop to make k copies of the body
- Solution 2 consecutive loops:
 - 1st executes (n mod k) times and has a body that is the original loop
 - 2nd is the unrolled body surrounded by an outer loop that iterates (n/k) times
- For large values of n, most of the execution time will be spent in the unrolled loop

Unrolled Loop That Minimizes Stalls

1 Loop:	L.D	F0,0(R1)	
2	L.D	F6,-8(R1)	
3	L.D	F10,-16(R1)	
4	L.D	F14,-24(R1)	Group
5	ADD.D	F4,F0,F2	instructions to
6	ADD.D	F8,F6,F2	
7	ADD.D	F12,F10,F2	remove stalls
8	ADD.D	F16,F14,F2	
9	S.D	0(R1),F4	
10	S.D	-8(R1),F8	
11	S.D	-16(R1),F12	
12	DADDUI	R1,R1,#-32	
13	S.D	8(R1),F16 ; 8-32 = -24	
14	BNEZ	R1,LOOP	

14 clock cycles, or 3.5 per iteration due to unrolling and rescheduling

10/14/08

22

5 Loop Unrolling Decisions

- Hard for compiler easy for humans. Compilers must be sophiticated:
- 1. Is loop unrolling useful? Are iterations independent
- 2. Are there enough registers? Need to avoid added data hazards by using the same registers for different computations
- 3. Eliminate the extra test and branch instructions and adjust the loop termination and iteration code
- 4. Determine that loads and stores from different iterations are independent
 - Memory analysis to determine that they do not refer to same address pointers make things more difficult.
- 5. Schedule the code, preserving any dependences needed to yield the same result as the original code

3 Limits to Loop Unrolling - How Much Benefit Do We Get???



- 1. Diminishing returns as unrolling gets larger
 - · How much more benefit by going from 4 to 8?
 - · Not much Amdahl's Law
- 2. Growth in code size
 - Increase I-cache miss rate with larger loops
- 3. Register pressure: not enough registers for aggressive unrolling and scheduling
 - · May need to store live values in memory
- But....Loop unrolling reduces impact of ٠ branches on pipeline; another way is branch prediction

Outline

• ILP

10/14/08

- · Compiler techniques to increase ILP
- Loop Unrolling
- Static Branch Prediction
- Dynamic Branch Prediction
- Overcoming Data Hazards with Dynamic Scheduling
- Tomasulo Algorithm


10/14/08

25

15%

Static Branch Prediction

- Earlier lecture showed scheduling code around delayed branch - Where do we get instructions?
- To reorder code around branches, need to predict branch statically when compile
- Simplest scheme is to predict a branch as taken - Average misprediction = untaken branch frequency = 34% SPEC



Dynamic Branch Prediction

- Better approach
 - Hard to get accurate profile for static prediction
- Why does prediction work?
 - Regularities
 - » Underlying algorithm
 - » Data that is being operated
 - Instruction sequence has redundancies that are artifacts of way that humans/compilers think about problems
- Is dynamic branch prediction better than static branch prediction?
 - Seems to be
 - There are a small number of important branches in programs which have dynamic behavior

Dynamic Branch Prediction



- Performance is based on a function of accuracy and cost of misprediction
- Simple scheme Branch History Table
 - Lower bits of PC address index table of 1-bit values
 - Says whether or not branch taken last time
 - No address check, just hint
 - Problem: in a loop, 1-bit BHT will cause two mispredictions (avg is 9 iterations before exit):
 - » End of loop case, when it exits instead of looping as before
 - » First time through loop on *next* time through code, when it predicts exit instead of looping
 - » Worse than always predicting taken


1	0/	1	4	/0	8

10/14/08




BHT Accuracy

- Mispredict because either:
 - Wrong guess for that branch
 - Address conflicts got branch history of wrong branch when index the table
- 4096 entry table:



Dynamic Branch Prediction

How do we make dynamic branch prediction better?
 Solution: 2-bit scheme where change prediction only if get misprediction twice



- · Red: stop, not taken
- · Green: go, taken
- · Adds history to decision making process
- Simple but quite effective


10/14/08

Correlated Branch Prediction

- Idea: correlate prediction based on recent branch history of previous branches
 - record *m* most recently executed branches as taken or not taken, and use that pattern to select the proper *n*-bit branch history table
- In general, (m,n) predictor means record last m branches to select between 2^m history tables, each with n-bit history
 - Thus, old 2-bit BHT is a (0,2) predictor
- Global Branch History: *m*-bit shift register keeping T/NT status of last *m* branches.
- Each entry in table (branch address) has *m n*-bit predictors.

10/14/08

Correlating Branches



10/14/08


10/14/08

33


35

Tournament Predictors


- Success of correlating branch prediction lead to tournament predictors
 - Multilevel branch predictor
 - Use *n*-bit saturating counter to choose between competing predictors - may the best predictor win
- · Usual choice between global and local predictors



Accuracy of Different Schemes



10/14/08








Branch Target Buffers (BTB)



- Branch target calculation is costly and stalls the instruction fetch.
- BTB stores PCs the same way as caches
- The PC of a branch is sent to the BTB
- When a match is found the corresponding Predicted PC is returned
- If the branch was predicted taken, instruction fetch continues at the returned predicted PC

Branch Target Buffers



© 2003 Elsevier Science (USA). All rights reserved.

Dynamic Branch Prediction Summary

- Prediction becoming important part of execution
- Branch History Table: 2 bits for loop accuracy
- Correlation: Recently executed branches correlated with next branch
 - Either different branches
 - Or different executions of same branches
- Tournament predictors take insight to next level, by using multiple predictors
 - usually one based on global information and one based on local information, and combining them with a selector
 - In 2006, tournament predictors using ~ 30K bits are in processors like the Power5 and Pentium 4

Outline

- ILP
- · Compiler techniques to increase ILP
- Loop Unrolling
- Static Branch Prediction
- Dynamic Branch Prediction
- Overcoming Data Hazards with Dynamic Scheduling
- Tomasulo Algorithm

Advantages of Dynamic Scheduling

- Dynamic scheduling hardware rearranges the instruction execution to reduce stalls while maintaining data flow and exception behavior
- It handles cases when dependences unknown at compile time
 - Hide cache misses by executing other code while waiting for the miss to resolve
- No recompiling It allows code that compiled for one pipeline to run efficiently on a different pipeline
- · It simplifies the compiler
- Hardware speculation, a technique with significant performance advantages, builds on dynamic scheduling

10/14/08

Dynamic Scheduling Step 1

- Instruction Decode (ID), also called
 Instruction Issue
- Split the ID pipe stage of simple 5-stage pipeline into 2 stages:
 - Issue-Decode instructions, check for structural hazards
 - Read operands—Wait until no data hazards, then read operands

HW Schemes: Instruction Parallelism

Key idea: Allow instructions behind stall to proceed

DIVD	F0,F2,F4 Div	vision is slow, addd must wait but
ADDD	F10,F0,F8	subd doesn't have to
SUBD	F12,F8,F14	

- Enables out-of-order execution and allows out-of -order completion (e.g., SUBD)
 - Issue stage in order (in-order issue)
- Three instruction phases
 - begins execution
 - completes execution
 - in execution between above 2 stages
- Note: Dynamic execution creates WAR and WAW hazards and makes exceptions harder

10/14/08

42

A Dynamic Algorithm: Tomasulo's

- For IBM 360/91 (before caches!) – ⇒ Long memory latency
- Goal: High Performance without special compilers
 Same code for many different models
- BIG LIMITATION 4 floating point registers limited compiler ILP,
 - Need more effective registers renaming in hardware!
- Original algorithm focused on FP, but applicable to integer instructions
 - FP were slow, so wanted Int instructions to go ahead
- Why Study 1966 Computer?
- The descendants of this have flourished!
 - Alpha 21264, Pentium 4, AMD Opteron, Power 5, ...



45

Tomasulo Algorithm

- Control & buffers distributed with Function Units (FU)
 - Instead of centralized register file, shift data to a buffer at each FU
 - FU buffers called "reservation stations"; hold operands for pending operations and the instruction
- · Registers in instructions (held in the buffers) replaced by actual values or a pointer the to reservation stations (RS) that will eventually hold the value; called register renaming;
 - Register file only accessed once, then wait on RS values
 - Renaming avoids WAR, WAW hazards
 - More reservation stations than registers, so can do optimizations compilers can't

10/14/08


Tomasulo Algorithm

- Results go directly to FU through RS, not through register file, over Common Data Bus (CDB) that broadcasts results to all FU RSs
 - Avoids RAW hazards by executing an instruction only when its operands are available
 - Register file not a bottleneck
- · Load and Stores treated as FUs with RSs as well

10/14/08

46

Tomasulo Organization



Reservation Station Components

- Operation to perform in the unit (e.g., + or -) Op:
- Vi, Vk: Value of Source operands
- Store buffers has V field, result to be stored

Qi. Qk: Reservation stations producing source registers (value to be written)

- Note: Qi,Qk=0 => ready
- Store buffers only have Qi for RS producing result

Busy: Indicates reservation station or FU is busy

Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.



Three Stages of Tomasulo Algorithm



1. Issue—get instruction from FP Op Queue If reservation station free (no structural hazard),

control issues instr & sends operands (renames registers).

2. Execute—operate on operands (EX)

When both operands ready then execute; if not ready, watch Common Data Bus for result

3. Write result—finish execution (WB)


Write on Common Data Bus to all awaiting units; mark reservation station available

Difference between:

- Normal data bus: data + destination ("go to" bus)
- Common data bus: data + source ("come from" bus)
 - » Write if matches expected Functional Unit (produces result)
 - » Does the broadcast
- Example speed:
 - 2 clocks for FI .pt. +,- and load/store; 10 for *; 40 clks for /

10/14/08

Tomasulo Example Cycle 1



Tomasulo Example Cycle 2

Tomasulo Example

k

R2

R3

Busy Op

No

No

No

No

No

FU

34+

F2 F4

F6 F2

F0 F6

F8 F2

Name

Add1

Add2

Add3

Mult1

Mult2

Exec Write

S2

Vk

RS

Qj

Issue Comp Result

S1

Vi

Instruction status.

F6

F2 45+

F0

F8

F10

F6

Time

Reservation Stations.

Register result status:

Instruction

MULTD

SUBD

DIVD

ADDD

FU count

down

Clock

Clock cycle

counter

10/14/08

LD

LD

Instruction	r stai	tus:			Exec	Write						
Instructio	n	j	k	Issue	Comp	Result			Busy	Address	_	
LD	F6	34+	R2					Load1	Yes	34+R2		
LD	F2	45+	R3	2				Load2	Yes	45+R3		
MULTD	F0	F2	F4					Load3	No		T	
SUBD	F8	F6	F2									
DIVD	F10	F0	F6									
ADDD	F6	F8	F2									
Reservatio	on St	ations	2		S1	<i>S2</i>	RS	RS				
	Time	Name	Busy	Ор	V_j	Vk	Qj	Qk				
		Add1	No									
		Add2	No									
		Add3	No									
		Mult1	No									
		Mult2	No						l			
Register r	esult	status	e -									
Clock				F0	- F2	F4	F6	F8	<i>F10</i>	F12		F3
2			FU		Load2	2	Load1					

Note: Can have multiple loads outstanding

10/14/08

Busy Address

3 Load/Buffers

3 FP Adder R.S.

2 FP Mult R.S.

50

No

No

No

Load1

Load2

Load3

RS

Qk

F0 F2 F4 F6 F8 F10 F12 ... F30



<i>Instruction</i>	i stai	tus:			Exec	Write					
Instruction	n	j	k	Issue	Comp	Result			Busy	Address	
LD	F6	34+	R2	1	3			Load1	Yes	34+R2	
LD	F2	45+	R3	2		·		Load2	Yes	45+R3	
MULTD	F0	F2	F4	3				Load3	No		
SUBD	F8	F6	F2								
DIVD	F10	F0	F6								
ADDD	F6	F8	F2				l				
Reservatio	on St	ations	2		<i>S1</i>	<i>S2</i>	RS	RS			
	Time	Name	Busy	Op	V_j	Vk	Qj	Qk	_		
		Add1	No								
		Add2	No								
		Add3	NO								
		Mult1	Yes	MULTD		2	Load2				
		Mult2	No						P		
Register re	esult	status	i:								

g

Clock		F0	F2	F4	F6	F8	F10	F12	 F30
3	FU	Mult1	Load2	2	Load1				

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued
- Load1 completing; what is waiting for Load1? SUBD about to
 53 10/14/08 issue

Tomasulo Example Cycle 4

Instruction sta	tus:			Exec	Write						_
Instruction	j	k	Issue	Comp	Result			Busy	Address	_	
LD F6	34+	R2	1	3	4		Load1	No			
LD F2	45+	R3	2	4	_		Load2	Yes	45+R3		
MULTD F0	F2	F4	3	_			Load3	No			
SUBD F8	F6	F2	4								
DIVD F10	F0	F6									
ADDD F6	F8	F2	,			ļ					
Reservation St	ations:			<i>S1</i>	<i>S2</i>	RS	RS				
Time	Name	Busy	Op	Vi	Vk	Oi	Ok				
	Add1	Yes	SUBD	10			Load2				
	Add2	No						Γ			
	Add3	No									
	Mult1		MULTD		2	Load2					
	Mult2	No						l			
Register result	status.	7									
Clock			F0	F2	F4	F6	F8	<i>F10</i>	F12		F30
4		FU	Mult1	Load2	2	10	Add1				


• Load2 completing; what is waiting for Load2?

10/14/08

10/14/08

54





Tomasulo Example Cycle 5

Clock		F0	F2	F4	F6	F8	F10	F12	 F30
5	FU	Mult1	3	2	10	Add1	Mult2		

• Timer starts down for Add1, Mult1

10/14/08

Tomasulo Example Cycle 6

Instruction	ı stat	tus:			Exec	Write					_
Instructio	n	j	k	Issue	Comp	Result			Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MULTD	F0	F2	F4	3				Load3	No		
SUBD	F8	F6	F2	4							
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6							
Reservatio	on St	ations	2		S1	<i>S2</i>	RS	RS			
		Name			V_j	Vk	Qj	Qk			
	1	Add1	Ves	SURD	10	3					
		Add2	Yes	ADDD		3	Add1				
		Add3	No						Γ		
	9	Mult1	Yes	MULTD	3	2					
		Mult2	Yes	DIVD		10	Mult1		l		
Register r	esult	status	82 82								
Clock				F0	F2	F4	F6	F8	<i>F10</i>	F12	 F30
6			FU	Mult1	3	2	Add2	Add1	Mult2		

Issue ADDD here despite name dependency on F6?



Instruction	ı stat	tus:			Exec	Write					 _
Instruction	n	j	k	Issue	Comp	Result			Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MULTD	F0	F2	F4	3				Load3	No		
SUBD	F8	F6	F2	4	7						
DIVD	F10	F0	F6	5		·					
ADDD	F6	F8	F2	6							
Reservatio	on Sta	ations	2		<i>S1</i>	<i>S2</i>	RS	RS			
	Time	Name	Busy	Ор	V_j	Vk	Qj	Qk	_		
	0	Add1	Yes	SUBD	10						
		Add2	Yes	ADDD		3	Add1				
		Add3	No								
	9	Mult1	Yes	MULTD	3	2					
		Mult2	Yes	DIVD		10	Mult1		l		
Register re	esult	status	n:								
Clock				F0	F2	F4	F6	F8	<i>F10</i>	F12	 F30
6			FU	Mult1	3	2	Add2	Add1	Mult2		

 Add1 (SUBD) completing; what is waiting for it? 10/14/08

Tomasulo Example Cycle 8

Instructio	n sta	tus:			Exec	Write					-
Instructio	n	j	k	Issue	Comp	Result			Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MULTD	F0	F2	F4	3				Load3	No		
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	FO	F6	5							
ADDD	F6	F8	F2	6							
Reservati	on St	ations	2		<i>S1</i>	<i>S2</i>	RS	RS			
	Time	Name	Busy	Op	V_j	Vk	Qj	Qk			
		Add1 Add2 Add3 Mult1	No Yes	ADDD MULTD		3 . 2					
		Mult2	Yes	DIVD		10	Mult1		1		
Register r	esult	status	t:								
Clock				F0	F2	F4	F6	F8	F10	F12	 F30
8			FU	Mult1	3	2	Add2	7	Mult2		

10/14/08

10/14/08

58



57

Tomasulo Example Cycle 9

*											
Instructio	n stai	tus:			Exec	Write					
Instructio	on	j	k	Issue	Comp	Result			Busy	Address	_
LD	F6	34+	R2	1	3	4		Load1	No]
LD	F2	45+	R3	2	4	5		Load2	No		
MULTD	F0	F2	F4	3				Load3	No		
SUBD	F8	F6	F2	4	7	8					-
DIVD	F10	FO	F6	5							
ADDD	F6	F8	F2	6							
Reservati	on St	ations	2		<i>S1</i>	<i>S2</i>	RS	RS			
	Time	Name	Busy	Op	V_j	Vk	Qj	Qk			
	1	Add1 Add2 Add3	No Yes No	ADDD	7	3					
	ϵ	6 Mult1 Mult2	Yes Yes	MULTD DIVD	3	2 10	Mult1				
Register r	result	status	72 72								
Clock				F0	F^2	F4	F6	F8	F10	F12	

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 9 FU Mult1 3 2 Add2 7 Mult2

Tomasulo Example Cycle 10

Instr uctio	n stat	tus:			Exec	Write					
Instructio	n	j	k	Issue	Comp	Result			Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MULTD	FO	F2	F4	3				Load3	No		
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10						
Reservatio	on St	ations	2		<i>S1</i>	<i>S2</i>	RS	RS			
	Time	Name	Busy	Ор	V_j	Vk	Qj	Qk			
		Add1	No								
	0	Add2	Yes	ADDD	7	3					
		Add3	No								
	5	Mult1	Yes	MULTD	3	2					
		Mult2	Yes	DIVD		10	Mult1		l		
Register r	esult	status	n.								
Clock				F0	F2	F4	F6	F8	<i>F10</i>	F12	 F30
10			FU	Mult1	3	2	Add2	7	Mult2		
				-							

• Add2 (ADDD) completing; what is waiting for it?



Instruction	i stai	tus:			Exec	Write						-
Instruction	n	j	k	Issue	Comp	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No]	
LD	F2	45+	R3	2	4	5		Load2	No			
MULTD	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reservatio	on St	ations	2		<i>S1</i>	<i>S2</i>	RS	RS				
	Time	Name	Busy	Op	V_j	Vk	Qj	Qk				
		Add1	No						1			
		Add2	No									
		Add3	No									
	4	Mult1	Yes	MULTD	3	2						
		Mult2	Yes	DIVD		10	Mult1		l			
Register re	esult	status	s:									
Clock				F0	F2	F4	F6	F8	F10	F12		F30
11			FU	Mult1	3	2	10	7	Mult2			

Write result of ADDD here?

 All quick instructions complete in this cycle! 10/14/08

Tomasulo Example Cycle 12

Instruction	n stai	tus:			Exec	Write						-
Instructio	n	j	k	Issue	Comp	Result			Busy	Address		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULTD	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	FO	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reservatio	on St	ations	2		<i>S1</i>	S2	RS	RS				
	Time	Name	Busy	Op	V_j	Vk	Qj	Qk	_			
		Add1	No									
		Add2	No									
		Add3	No									
	3	8 Mult1		MULTD	3	2						
		Mult2	Yes	DIVD		10	Mult1		l			
Register r	esult	status	n:									
Clock				F0	F2	F4	F6	F8	F10	F12		F30
12			FU	Mult1	3	2	10	7	Mult2			
				-								
10/14/0	8										6	2



61

Tomasulo Example Cycle 13

Instruction	ı stai	tus:			Exec	Write					
Instructio	n	j	k	Issue	Comp	Result			Busy	Address	_
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MULTD	F0	F2	F4	3				Load3	No		
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10	11	l				
Reservatio	on St	ations	2		<i>S1</i>	S2	RS	RS			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_		
		Add1	No								
		Add2	No								
		Add3	No								
	2	Mult1	Yes	MULTD	3	2					
		Mult2	Yes	DIVD		10	Mult1		l		
Register r	esult	status	52 52								
Clock				F0	F2	F4	F6	F8	<i>F10</i>	F12	
13			FU	Mult1	3	2	10	7	Mult2		

Tomasulo Example Cycle 14

Instruction	n stat	us:			Exec	Write					_
Instructio	n	j	k	Issue	Comp	Result			Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MULTD	F0	F2	F4	3				Load3	No		
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10	11					
Reservatio	on St	ations	2		<i>S1</i>	<i>S2</i>	RS	RS			
	Time	Name	Busy	Op	V_j	Vk	Qj	Qk			
		Add1	No						1		
		Add2	No								
		Add3	No								
	1	Mult1	Yes	MULTD	3	2					
		Mult2	Yes	DIVD		10	Mult1		l		
Register r	esult	status	s.:								
Clock				F0	F2	F4	F6	F8	<i>F10</i>	F12	 F3(
14			FU	Mult1	3	2	10	7	Mult2		

F30

10/14/08



Instruction	n stat	us:			Exec	Write					_
Instructio	n	j	k	Issue	Comp	Result			Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MULTD	F0	F2	F4	3	15			Load3	No		
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10	11					
Reservatio	on Sta	ations	2		<i>S1</i>	<i>S2</i>	RS	RS			
	Time	Name	Busy	Op	V_j	Vk	Qj	Qk			
		Add1	No								
		Add2	No								
		Add3	No								
	0	Mult1	Yes	MULTE	3	2					
		Mult2	Yes	DIVD		10	Mult1		l		
Register r	esult	status	82 82								
Clock				F0	F2	F4	F6	F8	F10	F12	 F30
15			FU	Mult1	3	2	10	7	Mult2		

• Mult1 (MULTD) completing; what is waiting for it? 10/14/08

Tomasulo Example Cycle 16

Instruction	n stat	tus:			Exec	Write					_
Instructio	n	j	k	Issue	Comp	Result			Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MULTD	F0	F2	F4	3	15	16		Load3	No		
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	FO	F6	5							
ADDD	F6	F8	F2	6	10	11					
Reservatio	on St	ations	2		<i>S1</i>	<i>S2</i>	RS	RS			
	Time	Name	Busy	Op	V j	Vk	Qj	Qk	_		
		Add1	No								
		Add2	No								
		Add3	No								
		Mult1	No		_						
	40	0 Mult2	Yes	DIVD	6	10			l		
Register r	esult	status	72 72								
Clock				F0	F2	F4	F6	F8	F10	F12	 F30
16			FU	6	3	2	10	7	Mult2		
L A				8414			_				

 Just waiting for Mult2 (DIVD) to complete 10/14/08

65

Faster than light computation (skip a couple of cycles)

Tomasulo Example Cycle 55

Instructio	on stat	tus:			Exec	Write						
Instructi	on	j	k	Issue	Comp	Result			Busy	Address	_	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULTE	F 0	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reservati	ion St	ations	2		S1	<i>S2</i>	RS	RS				
	Time	Name	Busy	Op	V_j	Vk	Qj	Qk	_			
		Add1	No									
		Add2	No									
		Add3	No									
		Mult1	No									
	1	Mult2	Yes	DIVD	6	10			l			
Register a	result	status	82 82									
Clock				F0	F2	F4	F6	F8	<i>F10</i>	F12		F3
55			FU	6	3	2	10	7	Mult2			



Instruction	n stat	tus:			Exec	Write						-
Instructio	'n	j	k	Issue	Comp	Result			Busy	Address		
LD	F6	34+	R2	1	3	4	1	Load1	No		1	
LD	F2	45+	R3	2	4	5		Load2	No	I	1	
MULTD	F0	F2	F4	3	15	16	1	Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5	56							
ADDD	F6	F8	F2	6	10	11						
Reservatio	on Sti	ations	12		<i>S1</i>	<i>S2</i>	RS	RS				
	Time	Name	Busy	Op	V_j	Vk	Qj	Qk				
		Add1	No						1			
		Add2	No					I	1			
		Add3	No					I	1			
		Mult1	No					I	1			
	0	0 Mult2	Yes	DIVD	6	10			1			
Register r	esult	status	s::									
Clock				F0	F2	F4	F6	F8	F10	F12		F30
56			FU	6	3	2	10	7	Mult2			

 Mult2 (DIVD) is completing; what is waiting for it? 10/14/08

Why can Tomasulo overlap iterations of loops?

- Register renaming
 - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- Reservation stations
 - Permit instruction issue to advance past integer control flow operations
 - Also buffer old values of registers totally avoiding the WAR stall
- Other perspective: Tomasulo building data flow dependency graph on the fly

Tomasulo Example Cycle 57

Instr uctio	n stai	tus:			Exec	Write					_
Instructio	on	j	k	ssue	Comp	Resu	t		Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	R3	2	4	5		Load2	No		
MULTD	F0	F2	F4	3	15	16		Load3	No		
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5	56	57					
ADDD	F6	F8	F2	6	10	11					
Reservati	on St	ations	2		S1	<i>S2</i>	RS	RS			
	Time	Name	Busy	Op	V_j	Vk	Qj	Qk	_		
		Add1	No								
		Add2	No								
		Add3	No								
		Mult1	No								
		Mult2	No		-				ļ		
Register r	esult	status	iz –								
Clock				F0	F2	F4	F6	F8	<i>F10</i>	F12	 F30
56			FU	6	3	2	10	7	0.6		
			•								

 Once again: In-order issue, out-of-order execution and out-of-order completion. 10/14/08
70

Tomasulo's scheme offers 2 major advantages

- 1. Distribution of the hazard detection logic
 - distributed reservation stations and the CDB
 - Simultaneous instruction release If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB
 - Don't have to wait on centralized register file
 - » the units would have to read their results from the registers when register buses are available
- 2. Elimination of stalls for WAW and WAR hazards

Tomasulo Drawbacks



Complexity

- delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 in CA:AQA 2/e, but not in silicon!
- Many associative stores (CDB) at high speed

Performance limited by Common Data Bus

- Each CDB must go to multiple functional units
 ⇒high capacitance, high wiring density
- Number of functional units that can complete per cycle limited to one!
 - » Multiple CDBs \Rightarrow more FU logic for parallel assoc stores
- Non-precise interrupts!
 - We will address this later

Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW

10/14/08

- Increasing instruction bandwidth
- · Register Renaming vs. Reorder Buffer
- Value Prediction

74

10/14/08



73

Speculation to greater ILP

- How do we get greater ILP:
 - Overcome control dependence by hw speculating outcome of branches
 - » Execute program as if guesses were correct
 - 2 methods:
 - » Dynamic scheduling ⇒ only fetches and issues instructions
 - » Speculation ⇒ fetch, issue, and execute instructions as if branch predictions were always correct
- Essentially a hardware oriented data flow execution model: Operations execute as soon as their operands are available

Speculation to greater ILP

- What do we need?
 - 3 components of HW-based speculation:
 - 1. Dynamic branch prediction to choose which instructions to execute
 - 2. Speculation to allow execution of instructions before control dependences are resolved
 - + ability to undo effects of incorrectly speculated sequence
 - 3. Dynamic scheduling to deal with scheduling of different combinations of basic blocks



Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- · Increasing instruction bandwidth
- · Register Renaming vs. Reorder Buffer
- Value Prediction

Adding Speculation to Tomasulo

- Separate execution from finishing
 This additional step called instruction commit
- Update register file/memory only when instruction is no longer speculative
- Additional requirements reorder buffer (ROB)
 - Set of buffers to hold results of instructions that have finished execution but have not committed
 - Also used to pass results among instructions that may be speculated

10/14/08

77

Reorder Buffer (ROB)

- In Tomasulo's algorithm, results are written to the register file after an instruction is finished
- With speculation, the register file is not updated until the instruction commits
 - (we know definitively that the instruction should execute)
- But instruction cannot commit until it is no longer speculative
- ROB stores results while instruction is still speculative
 - Like reservation stations, ROB is a source of operands
 - ROB extends architectural registers like reservation stations

Reorder Buffer Entry

- ROB contains four fields:
- 1. Instruction type
 - a branch (has no destination result), a store (has a memory address destination), or a register operation (ALU operation or load, which has register destinations)
- 2. Destination
 - Register number (for loads and ALU operations) or memory address (for stores) where the instruction result should be written
- 3. Value

10/14/08

- · Value of instruction result until the instruction commits
- 4. Ready
 - Indicates that instruction has completed execution, and the value is ready


Reorder Buffer operation



81

- Holds instructions in FIFO order, exactly as issued
 - Must have notion of time for in-order commit
- · When instructions complete, results placed into ROB
 - Supplies operands ⇒ more registers like RS
 - Waiting operands tagged with ROB buffer number instead of RS
- Instructions commit ⇒ values at head of ROB placed in registers
- As a result, easy to undo speculated instructions on mispredicted branches or on exceptions
 Commit path
 FP Op Queue
 FP Regs FP Regs
 Res Stations
 Res Stations
 EP Added

10/14/08



Recall: 4 Steps of Speculative Tomasulo Algorithm

New stuff is in blue

1. Issue—get instruction from FP Op Queue

If reservation station and reorder buffer slot free, issue instr & send operands & reorder buffer no. for destination (this stage sometimes called "dispatch")

2. Execution—operate on operands (EX)

When both operands ready then execute; if not ready, watch CDB for result; when both in reservation station, execute; checks RAW (sometimes called "issue")


3. Write result—finish execution (WB)


Write on Common Data Bus to all awaiting FUs & reorder buffer; mark reservation station available.


4. Commit—update register with reorder result


When instr. at head of reorder buffer & result present, update register with result (or store to memory) and remove instr from reorder buffer. Mispredicted branch flushes reorder buffer (sometimes called "graduation")


10/14/08

















- How does hardware handle out-of-order memory accesses?
 - WAW and WAR hazards through memory are eliminated with speculation because actual updating of memory occurs in order, when a store is at head of the ROB, and hence, no earlier loads or stores can still be pending
 - Problem only if we commit out-of-order so we commit sequentially
- RAW hazards through memory are maintained by two restrictions:
 - not allowing a load to initiate the second step of its execution if any active ROB entry occupied by a store has a Destination field that matches the value of the A field of the load, and
 - 2. maintaining the program order for the computation of an effective address of a load with respect to all earlier stores.
- these restrictions ensure that any load that accesses a memory location written to by an earlier store cannot perform the memory access until the store has written the data



Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- · Increasing instruction bandwidth
- Register Renaming vs. Reorder Buffer
- Value Prediction

Exceptions and Interrupts

Ø

- IBM 360/91 invented "imprecise interrupts"
 - Just a guess
 - Computer stopped at this PC; its likely close to this address
 - Due to out-of-order commit
 - Not so popular with programmers hard to find bugs
 - Bad for page faults, which instruction caused it?
- Technique for both precise interrupts/exceptions and speculation: in-order completion and in-order commit
 - If we speculate and are wrong, need to back up and restart execution to point at which we predicted incorrectly
 - Branch speculation is the same as precise exceptions
- Only recognize exception when ROB is ready to commit
 - If a speculated instruction raises an exception, the exception is recorded in the ROB
 - This is why reorder buffers in all new processors

Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW

10/14/08

- · Increasing instruction bandwidth
- · Register Renaming vs. Reorder Buffer
- Value Prediction

10/14/08

93

Getting CPI below 1

- CPI ≥ 1 if issue only 1 instruction every clock cycle
- How do we get CPI <= 1?
 - Multiple-issue processors come in 3 flavors:
 - 1. Compiler statically-scheduled superscalar processors
 - use in-order execution if they are statically scheduled
 - 2. Runtime dynamically-scheduled superscalar processors
 - out-of-order execution if they are dynamically scheduled
 - 3. Compiler VLIW (very long instruction word) processors
 - VLIW processors, in contrast, issue a fixed number of instructions formatted either as one large instruction or as a fixed instruction packet with the parallelism among instructions explicitly indicated by the instruction (Intel/HP Itanium)

VLIW: Very Large Instruction Word

- Each "instruction" has explicit coding for multiple operations
 - In IA-64, grouping called a "packet"
 - In Transmeta, grouping called a "molecule" (with "atoms" as ops)
- Tradeoff instruction space for simple decoding
 - Fixed size instruction like in RISC
 - » The long instruction word has room for many operations
 - All operations in each instruction execute in parallel
 - E.g., 2 integer operations, 2 FP ops, 2 Memory refs, 1 branch
 » 16 to 24 bits per field => 7*16 or 112 bits to 7*24 or 168 bits wide
 - Need compiling technique that schedules across several branches
 - Assume compiler can figure out the parallelism and assume that it is correct - no hardware checks

Recall: Unrolled Loop that Minimizes Stalls for Scalar

1 Loop:	L.D	F0,0(R1)	
2	L.D	F6,-8(R1)	
3	L.D	F10,-16(R1)	
4	L.D	F14,-24(R1)	L.D to ADD.D: 1 Cycle
5	ADD.D	F4,F0,F2	ADD.D to S.D: 2 Cycles
6	ADD.D	F8,F6,F2	ADD.D 10 0.D. 2 090103
7	ADD.D	F12,F10,F2	
8	ADD.D	F16,F14,F2	
9	S.D	0(R1),F4	
10	S.D	-8(R1),F8	
11	S.D	-16(R1),F12	
12	DSUBUI	R1,R1,#32	
13	BNEZ	R1,LOOP	
14	S.D	8(R1),F16 ;	8 - 32 = -24

14 clock cycles, or 3.5 per iteration

10/14/08

Problems with 1st Generation VLIW

- Increase in code size
 - generating enough operations in a straight-line code fragment requires ambitiously unrolling loops
 - whenever VLIW instructions are not full, unused functional units translate to wasted bits in instruction encoding
- · Operated in lock-step; no hazard detection HW
 - Assume that "compiler knows best" no hardware checking
 - a stall in any functional unit pipeline caused entire processor and all operations in the instruction to stall, since all functional units must be kept synchronized
 - Compiler might predict functional unit stalls, but caches hard to predict
- Binary code compatibility
 - Pure VLIW => different numbers of functional units and unit latencies require different versions of the code

Loop Unrolling in VLIW

Mem Ref 1	Mem Ref 2	FP Op 2	FP Op 2	Int op/ branch	clk					
L.D F0,0(R1)	L.D F6,-8(R1)				1					
L.D F10,-16(R1)	L.D F14,-24(R1)				2					
L.D F18,-32(R1)	L.D F22,-40(R1)	ADD.D F4,F0,F2	ADD.D F8,F6,F2		3					
L.D F26,-48(R1)		ADD.D F12,F10,F2	ADD.D F16,F14,F2		4					
		ADD.D F20,F18,F2	ADD.D F24,F22,F2		5					
S.D 0(R1),F4	S.D -8(R1),F8	ADD.D F28,F26,F2			6					
S.D -16(R1),F12	S.D -24(R1),F16				7					
S.D -32(R1),F20	S.D -40(R1),F24			DSUBUI R1,R1,#48	8					
S.D -0(R1),F28				BNEZ R1,LOOP	9					
Unrolled 7 ti	mes to avoid	delays - more tl	nan before							
		.3 clocks per it								
Average: 2.5 ops per clock, 50% efficiency										
Note://Need	I more register	rs in VLIW (15 v	rs. 6 in SS)	9	8					

Intel/HP IA-64 "Explicitly Parallel Instruction Computer (EPIC)"



- <u>IA-64</u>: instruction set architecture
- 128 64-bit integer regs + 128 82-bit floating point regs – Not separate register files per functional unit as in old VLIW
- Hardware checks dependencies (interlocks => binary compatibility over time)
- Predicated execution (select 1 out of 64 1-bit flags)
 => 40% fewer mispredictions?
- <u>Itanium</u>[™] was first implementation (2001)
 - Highly parallel and deeply pipelined hardware at 800Mhz
 - 6-wide, 10-stage pipeline at 800Mhz on 0.18 μ process
 - First attempt, just get something working, next would be better
- <u>Itanium 2</u>[™] is name of 2nd implementation (2005)
 - 6-wide, 8-stage pipeline at 1666Mhz on 0.13 μ process
 - Caches: 32 KB I, 32 KB D, 128 KB L2I, 128 KB L2D, 9216 KB L3

Ø


Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- · Increasing instruction bandwidth
- · Register Renaming vs. Reorder Buffer
- Value Prediction

10/14/08

IF BW: Return Address Predictor

- Small buffer of return addresses acts as a stack
- Caches most recent return addresses
- Call ⇒ Push a return address on stack
- Return ⇒ Pop an ³ address off stack & predict as new PC




Increasing Instruction Fetch Bandwidth

- Predicts next address, sends it out *before* decoding instruction
- PC of branch sent to BTB
- When match is found, Predicted PC is returned
- If branch predicted taken, instruction fetch continues at Predicted PC
- Allows fetching back-to-back instructions

10/14/08

Branch Target Buffer (BTB)



© 2003 Elsevier Science (USA). All rights reserved



101

More Instruction Fetch Bandwidth

Integrated branch prediction

 branch predictor is part of instruction fetch unit and is constantly predicting branches

Instruction prefetch

 Instruction fetch units prefetch to deliver multiple instruct. per clock, integrating it with branch prediction

Instruction memory access and buffering

- Fetching multiple instructions per cycle:
 - » May require accessing multiple cache blocks (prefetch to hide cost of crossing cache blocks)
 - » Provides buffering, acting as on-demand unit to provide instructions to issue stage as needed and in quantity needed

10/14/08

Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- Increasing instruction bandwidth
- · Register Renaming vs. Reorder Buffer
- Value Prediction

10/14/08

105

Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- Increasing instruction bandwidth
- Register Renaming vs. Reorder Buffer
- Value Prediction

Speculation: Register Renaming vs. ROB

- Just have a larger physical set of registers combined with runtime register renaming – replace both ROB and reservation stations
- Instruction issue maps names of architectural registers to physical register numbers in extended register set
 - On issue, allocates a new unused register for the destination (which avoids WAW and WAR hazards)
 - Speculation recovery easy because a physical register holding an instruction destination does not become the architectural register until the instruction commits
- Most Out-of-Order processors today use extended registers with renaming
- Allows binary compatibility

106

Value Prediction

- Value prediction
 - Attempts to predict value produced by instruction
 - » E.g., Loads a value that changes infrequently
 - At least 50 papers have looked at this
 - Value prediction is useful only if it significantly increases ILP
 » Hard to get good accuracy ≈ 50%
- · Related topic is address aliasing prediction
 - Do two registers point to the same memory location
 - RAW for load and store or WAW for 2 stores
 - Address alias prediction is both more stable and simpler since need not actually predict the address values, only whether such values conflict
 - Has been used by a few processors

(Mis) Speculation on Pentium 4

• % of micro-ops not used

