

## **EEL 5764: Graduate Computer Architecture**

# Introduction Ch 1 - Fundamentals of Computer Design

Ann Gordon-Ross Electrical and Computer Engineering University of Florida

http://www.ann.ece.ufl.edu/

These slides are provided by:
David Patterson

Electrical Engineering and Computer Sciences, University of California, Berkeley
Modifications/additions have been made from the originals



#### **Course Information**

- Prerequisites
  - Basic UNIX/LINUX OS and compiler knowledge
  - High-level languages and data structures
  - Programming experience with C and/or C++
  - Assembly language
- Academic Integrity and Collaboration Policy
  - Homework
  - Project
  - General
- Reading
  - Textbook
  - Technical research papers



#### **EEL 5764**

Instructor: Ann Gordon-Ross

Office: 221 Larsen Hall, ann@ece.ufl.edu

Office Hours: MW - 11:45 to 1 (or by appointment only

on MW)

Text: Computer Architecture: A Quantitative Approach, 4th

Edition (Oct, 2006)

Web page: linked from http://www.ann.ece.ufl.edu/

Communication: When sending email, include [EEL5764] in the

subject line.

9/10/08



## **Course Components**

- Midterms 60%
  - 3 midterms
    - » One after chapter 3
    - » One after chapter 6
    - » One on the class presentations/advanced topics
- Project 30-40%
  - Groups of 2-3 students only. No singles. No groups greater than 3
- Class presentation EC (5-10%) or 10% of grade
  - Grad students are now researchers, paper reading is a skill
  - 15 minute presentation on current research topics
  - Presentations as time permits
- Homework 0%
  - I will assign homeworks and it is your responsibility to complete them before the due date (solutions will be provided)
  - Take this seriously! It WILL help you on the midterms

9/10/08 3 9/10/08



## **Project - ISS (Part 1)**

#### ISS for your own custom assembly language

- Reads in program in intermediate format
- Pipelined (5 stage) and cycle accurate
- Must deal with data and control hazards
- Must implement any potential pipeline forwarding and resource sharing (register file) to minimize stall cycles
- Outputs any computed values in registers or memory to verify functionality

#### Assembler

- Input = assembly code
- Output = intermediate format (opcodes and addresses)

#### Testing

- You will need to write applications
- Matrix multiple, GCD, etc

9/10/08



## **Project - Grading**

#### Part 1

- Due Oct 26. Email code, documentation and supporting files
- Make an appointment to demo what you turned in within the next 3-4 weeks
  - » 30 minutes
  - » Pass provided test cases and surprise test vectors (same program, different inputs)
  - » Provide useful custom benchmarks and pass your test vectors
  - » Organization of demo
  - » Organization of code including good standard programming principles an sufficient comments /documentation.
- Log file
  - » One for each group member
  - » VERY DETAILED



## **Project - ISS + Optimization (Part 2)**

## Implement an architectural optimization of your choice

- Must be approved by me
- Technique
  - » New idea
  - » Take existing idea and improve and/or modify
- Do research to see what else has been done
  - » Choose an area, survey papers
  - » Related work section of your final paper
- Quantify your optimization
  - » Choose a metric to show change
    - · I.E. CPI, area, power/energy, etc
  - » Not graded on how much better your technique is

#### Research paper

- Preparation for being a grad student

9/10/08



## **Project – Log File Sample**

Name: Bob Davidson Parter 1: Joe Smith Parter 2: Jane Doe

Monday, Sept 1 - 4 hours

Brainstormed on delegation of tasks for the project. Discussed potential instruction set

....

Monday, Sept 8 - 5 hours

Began writing assembler. Program can parse the input file.

Tuesday, Sept 9 - 3 hours

Found a bug in the input file parsing. Spent the day debugging it with my partners.

Thursday, Sept 11 - 3 hours

Team coded with Jane to complete the output generation for the assembler....

9/10/08 7 9/10/08 8



## **Project - Grading**

- · Part 2
  - Due Sunday, Dec 7
  - What to turn in:
    - » All code for assembler and simulator
    - » Documentation on how to run your simulator
    - » Research paper
    - » Log file for each partner

9/10/08


### **Outline**

- Classes of Computers
- · Computer Science at a Crossroads
- · Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:
  - 1. Define and quantify cost
  - 2. Define and quantify power
  - 3. Define and quantify dependability
  - 4. Define, quantify, and summarize relative performance
- Fallacies and Pitfalls

#### **Course Focus**



Understanding the design techniques, machine structures, technology factors, evaluation methods that will determine the form of computers in 21st Century



9/10/08 10



## **Classes of Computers**

- · Three main classes of computers
  - Desktop Computing
  - Servers
  - Embedded Computing
- · Goals and challenges for each class differ

9/10/08 11 9/10/08 12



## **Classes of Computers**

	Price of system	Price of micro	Critical system design issues
		processor module	
	\$500 -\$5,000	\$50-\$500	Price-performance Graphics performance
	\$5,000 -\$5,000,000	\$200 -\$10,000	*Throughput     *Availability/Dependability     *Scalability
9/10/08	\$10 -\$100,000	\$0.01 -\$100	Power consumption Application-specific performance



## **Crossroads: Conventional Wisdom in Comp. Arch**

- Old Conventional Wisdom: Power is free, Transistors expensive
  - Power increased unabated, but not enough transistors to do everything
  - Clock rate continued to increase
- New Conventional Wisdom: "Power wall" Power expensive, Xtors free
  - Surprise!?!? Was it really?
  - Can put more on chip than can afford to turn on
    - » More transistors than we can afford to run
  - Can't dissipate enough heat in an air cooled system
- Old Conventional Wisdom: Sufficiently increasing Instruction Level Parallelism via compilers
  - SW programmers sat back and code got faster. Compilers, architects did the work
    - » I.e. Superscalar, speculative execution, VLIW, out of order execution, etc.
- New CW: "ILP wall" law of diminishing returns on more HW for ILP

#### **Outline**



- Classes of Computers
- Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- · Careful, quantitative comparisons:
  - 1. Define and quantify cost
  - 2. Define and quantify power
  - 3. Define and quantify dependability
  - 4. Define, quantify, and summarize relative performance
- · Fallacies and Pitfalls

9/10/08



## **Crossroads: Conventional Wisdom in Comp. Arch**

- Old CW: Multiplies are slow, Memory access is fast
- New CW: "Memory wall" Memory slow, multiplies fast (200+ clock cycles to DRAM memory, 4 clocks for multiply (even float))
- Old CW: Uniprocessor performance 2X / 1.5 yrs
- New CW: Power Wall + ILP Wall + Memory Wall = Brick Wall
  - Uniprocessor performance now 2X / 5(?) yrs
  - Can't sell based on Mhz anymore
    - » Took companies by surprise Intel cancelled products, wasn't planning for future
  - ⇒ Sea change in chip design: multiple "cores"

(2X processors per chip / ~ 2 years)


- » Can't just crank up clock rate anymore
- » More simpler processors are more power efficient
- » 2 processors with a slower clock and lower voltage is faster
- » Intel now interested in multicore
- » Parallel programming is now a hot topic



## **Crossroads: Uniprocessor Performance**

Integer performance of SPEC


Max power dissipation of air-cooled chips Little ILP left to exploit Nearly unchanging memory latency



9/10/08 Paradigm shift eminent – ILP to TLP and DLP

# Sea Change in Chip Design – Raising the Abstraction Level

 Intel 4004 (1971): 4-bit processor, 2312 transistors, 0.4 MHz, 10 micron PMOS, 11 mm<sup>2</sup> chip



- 125 mm<sup>2</sup> chip, 0.065 micron CMOS = 2312 RISC II+FPU+lcache+Dcache
  - RISC II shrinks to ~ 0.02 mm2 at 65 nm
  - Smaller Caches via DRAM or 1 transistor SRAM (www.t-ram.com) ?





- Processor is the new transistor?
- Can we have the same # of processors as transistors in the first machine?

9/10/08

## Déjà vu all over again?

- Multiprocessors imminent in 1970s, '80s, '90s, ...
  - Some progress but not much
- Already at the limit? In 1989?
  - "... today's processors ... are nearing an impasse as technologies approach the speed of light.."
  - David Mitchell (startup comp president), The Transputer: The Time Is Now (1989)
  - Uniprocessors aren't going to get any faster, need to be multiprocessor now
- Transputer was premature
  - ⇒ Custom multiprocessor strove to lead uniprocessors, but no one wanted to write parallel code
  - ⇒ Didn't matter. Procrastination rewarded: 2X seq. perf. / 1.5 years

## Déjà vu all over again?

 "We are dedicating all of our future product development to multicore designs. ... This is a sea change in computing"

Paul Otellini, President, Intel (2004)

- So why is this actuality now and not just a claim as before?
  - Difference is all microprocessor companies switch to multiprocessors (AMD, Intel, IBM, Sun; Apple)
  - ⇒ Procrastination penalized: 2X sequential perf. / 5 yrs
  - ⇒ Biggest programming challenge: 1 to 2 CPUs

9/10/08 19 9/10/08 20



Instruction set design is

23

not computer architecture

## **Problems with Sea Change**

- Algorithms, Programming Languages, Compilers, Operating Systems, Architectures, Libraries, ... not ready to supply Thread Level Parallelism or Data Level Parallelism for 1000 CPUs / chip
  - Past efforts were half-hearted, didn't really need to try
- Architectures not ready for 1000 CPUs / chip
  - Need a new style of computers
  - Unlike Instruction Level Parallelism, cannot be solved by just by computer architects and compiler writers alone, but also cannot be solved without participation of computer architects
- Field of dreams approach
  - Ship multi-core, programmers will figure out what to do
- Computer Architecture: A Quantitative Approach explores shift from Instruction Level Parallelism to Thread Level Parallelism / Data Level Parallelism

9/10/08

Instruction Set Architecture: Critical Interface

instruction set

Properties of a good IS and good abstraction

- Provides convenient functionality to higher levels


- Permits an efficient implementation at lower levels

- Lasts through many generations (portability)

Used in many different ways (generality)



## **Example: MIPS**



Programmable storage

2<sup>32</sup> x bytes 31 x 32-bit GPRs (R0=0)

32 x 32-bit FP regs (paired DP)

HI, LO, PC

Add, AddU, Sub, SubU, And, Or, Xor, Nor, SLT, SLTU, Addl, AddlU, SLTI, SLTIU, Andl, Orl, Xorl, LUI

#### Memory Access

LB, LBU, LH, LHU, LW, LWL, LWR

#### Control

9/10/08

32-bit instructions on word boundary

J, JAL, JR, JALR

#### **Outline**

- **Classes of Computers**
- **Computer Science at a Crossroads**
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- **Technology Trends: Culture of tracking,** anticipating and exploiting advances in technology
- Careful, quantitative comparisons:
  - 1. Define and quantify cost
  - 2. Define and quantify power
  - 3. Define and quantify dependability
  - 4. Define, quantify, and summarize relative performance
- **Fallacies and Pitfalls**

9/10/08 22



Data types? Format?

Addressing Modes?

24

#### Arithmetic logical

SLL, SRL, SRA, SLLV, SRLV, SRAV

SB, SH, SW, SWL, SWR

BEq, BNE, BLEZ, BGTZ, BLTZ, BGEZ, BLTZAL, BGEZAL

• Difficult!

software

hardware



#### **Instruction Set Architecture**

"... the attributes of a [computing] system as seen by the programmer, i.e. the conceptual structure and functional behavior, as distinct from the organization of the data flows and controls the logic design, and the physical implementation."

- Amdahl, Blaauw, and Brooks, 1964

SOFTWARE

1 instruction set and many different architectures

- -- Organization of Programmable Storage
- -- Data Types & Data Structures: **Encodings & Representations**
- -- Instruction Formats
- -- Instruction (or Operation Code) Set
- -- Modes of Addressing and Accessing Data Items and Instructions
- -- Exceptional Conditions

9/10/08

9/10/08 25



## Comp. Arch. is an Integrated Approach

- What really matters is the functioning of the complete system
  - hardware, runtime system, compiler, operating system, and
  - In networking, this is called the "End to End argument"
- Computer architecture is not just about transistors, individual instructions, or particular implementations



## ISA vs. Computer Architecture

- · Old definition of computer architecture = instruction set design
  - Other aspects of computer design called implementation
  - Insinuates implementation is uninteresting or less challenging
- Our view is computer architecture >> ISA
- Architect's job much more than instruction set design; technical hurdles today more challenging than those in instruction set design
- Since instruction set design not where action is, some conclude computer architecture (using old definition) is not where action is
  - Disagree on conclusion
  - Agree that ISA not where action is (ISA in CA:AQA 4/e appendix)


9/10/08

## **Computer Architecture is Design and Analysis**



26

Architecture is an iterative process:





#### **Outline**

9/10/08

- Classes of Computers Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:
  - 1. Define and quantify cost
  - 2. Define and quantify power
  - 3. Define and quantify dependability
  - 4. Define, quantify , and summarize relative performance
- Fallacies and Pitfalls



- Other fields often borrow ideas from architecture
  - Lots of good ideas are born here
  - Google hires architects
    - » Data centers = computers, architects bring an understanding and unique skill set
- Quantitative Principles of Design
  - 1. Take Advantage of Parallelism
  - 2. Principle of Locality
  - 3. Focus on the Common Case
  - 4. Amdahl's Law

9/10/08

5. The Processor Performance Equation



29

### **What Computer Architecture brings to Table**

- Careful, quantitative comparisons numbers driven field
  - Define, quantity, and summarize relative performance
  - Define and quantity relative cost
  - Define and quantity dependability
  - Define and quantity power
- Culture of anticipating and exploiting advances in technology
  - Always on the forefront, the cutting edge
- Culture of well-defined interfaces that are carefully implemented and thoroughly checked
  - HW designers have a tough job and different mindset, must be right the first time, there is no recompilation and downloading an update.
  - RAID





30


## 1) Taking Advantage of Parallelism

- Increasing throughput of server computer via multiple processors or multiple disks
  - Database servers have upwards of 50 disks/CPU
- Detailed HW design
  - Carry lookahead adders uses parallelism to speed up computing sums from linear to logarithmic in number of bits per operand
  - Multiple memory banks searched in parallel in set-associative caches
- Pipelining: overlap instruction execution to reduce the total time to complete an instruction sequence.
  - Not every instruction depends on immediate predecessor ⇒ executing instructions completely/partially in parallel possible
  - Classic 5-stage pipeline:
    - 1) Instruction Fetch (Ifetch),
    - 2) Register Read (Reg),
    - 3) Execute (ALU),
  - 4) Data Memory Access (Dmem),

9/10/08 31 9/10/08 5) Register Write (Reg) 32



## **Pipelined Instruction Execution**








## 2) The Principle of Locality

- The Principle of Locality:
  - Program access a relatively small portion of the address space at any instant of time.
- Two Different Types of Locality:
  - Temporal Locality (Locality in Time): If an item is referenced, it will tend to be referenced again soon (e.g., loops, reuse)
  - Spatial Locality (Locality in Space): If an item is referenced, items whose addresses are close by tend to be referenced soon (e.g., straight-line code, array access)
- · Last 30 years, HW relied on locality for memory perf.



## **Limits to pipelining - Dependencies**




- Hazards prevent next instruction from executing during its designated clock cycle
  - Structural hazards: attempt to use the same hardware to do two different things at once
    - » Early processors had a single cache, now separate level 1 instruction and data caches
    - » More likely in X86 CISC adders used in multiple pipeline stages
  - <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline
  - Control hazards: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps).
    - » If you could get rid of branches, the world would be a better place =)

9/10/08

## **Levels of the Memory Hierarchy**





9/10/08 35



## 3) Focus on the Common Case

- Common sense guides computer design
  - Since its engineering, common sense is valuable
- In making a design trade-off, favor the frequent case over the infrequent case
  - E.g., Instruction fetch and decode unit used more frequently than multiplier, so optimize it 1st
  - E.g., If database server has 50 disks / processor, storage dependability dominates system dependability, so optimize it 1st
- Frequent case is often simpler and can be done faster than the infrequent case
  - E.g., overflow is rare when adding 2 numbers, so improve performance by optimizing more common case of no overflow
  - May slow down for overflow, but overall performance improved by optimizing for the normal case
- What is frequent case and how much performance improved by making case faster => Amdahl's Law

9/10/08



37

## Amdahl's Law example

- New CPU 10X faster
- I/O bound server, so 60% time waiting for I/O

Speedup<sub>overall</sub> = 
$$\frac{1}{\left(1 - \text{Fraction}_{\text{enhanced}}\right) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}}}$$
$$= \frac{1}{\left(1 - 0.4\right) + \frac{0.4}{10}} = \frac{1}{0.64} = 1.56$$

- Apparently, its human nature (blinded by numbers) to be attracted by 10X faster, vs. keeping in perspective its just 1.6X faster
- · Why do people gamble??

## 4) Amdahl's Law

$$ExTime_{new} = ExTime_{old} \times \left[ (1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}} \right]$$

$$\mathsf{Speedup}_{\mathsf{overall}} = \frac{\mathsf{ExTime}_{\mathsf{old}}}{\mathsf{ExTime}_{\mathsf{new}}} = \frac{1}{\left(1 - \mathsf{Fraction}_{\mathsf{enhanced}}\right) + \frac{\mathsf{Fraction}_{\mathsf{enhanced}}}{\mathsf{Speedup}_{\mathsf{enhanced}}}}$$

#### Best you could ever hope to do:

$$Speedup_{maximum} = \frac{1}{(1 - Fraction_{enhanced})}$$



## 5) Processor performance equation

Need to consider all of these!! Not just clock rate!

inst count

Cycle time


Prog	ram Progr	am li	nstruction	Cycle	
	Inst Count	CPI	Clock	Rate	
Program	X				
Compiler	X	(X)			
Inst. Set.	X	X			
Organization		X	Х		
Technology			Х		

CPU time = Seconds = Instructions x Cycles x Seconds

39 9/10/08



## What's a Clock Cycle?



- Old days:
  - Gate delays = clock cycle time
  - I.e. 10 levels of gates
- Today: determined by numerous time-of-flight issues + gate delays
  - clock propagation, wire lengths, drivers

9/10/08 41



## **Trends in IC Technology**

- · The most important trend in embedded systems -Moore's Law
  - Predicted in 1965 by Intel co-founder Gordon Moore (Berkley graduate)
    - » Most predictive articles are just entertainment
  - IC transistor capacity has doubled roughly every 18 months for the past several decades
    - » Driven by both technology and business
    - » Large investment in equipment to drive technology






- **Classes of Computers Computer Science at a** Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- **Technology Trends: Culture of tracking,** anticipating and exploiting advances in technology
- Careful, quantitative comparisons:
  - 1. Define and quantify cost
  - 2. Define and quantify power
  - 3. Define and quantify dependability
  - 4. Define, quantify, and summarize relative performance
- Fallacies and Pitfalls

9/10/08 42



## Moore's Law: 2X transistors / "year"





- "Cramming More Components onto Integrated Circuits"
  - Gordon Moore, Electronics, 1965
- # on transistors / cost-effective integrated circuit double every N months (12 ≤ N ≤ 24)

CS252-s06, Lec 02-int#4 9/10/08



#### Moore's Law

- Wow
  - This growth rate is hard to imagine, most people underestimate
  - How many ancestors do you have from 20 generations ago
    - » I.e. roughly how many people alive in the 1500's did it take to make you
    - »  $2^{20}$  = more than 1 million people
  - This underestimation is the key to pyramid schemes!

## **Graphical Illustration of Moore's Law**





 Something the doubles frequently grows more quickly than most people realize

- A 2002 chip can hold about 15,000 1981 chips inside itself

9/10/08 45 9/10/08

## How Do We Track Technology Performance Trends?



- Disks.
- Memory,
- Network,
- Processors
- Compare ~1980 Archaic (Nostalgic) vs.
- ~2000 Modern (Newfangled)
- Performance Milestones in each technology
- Compare for Bandwidth vs. Latency improvements in performance over time
- Bandwidth: number of events per unit time
  - E.g., M bits / second over network, M bytes / second from disk
- Latency: elapsed time for a single event
  - E.g., one-way network delay in microseconds, average disk access time in milliseconds



## Disks: Archaic(Nostalgic) v. Modern(Newfangled

CDC Wren I, 1983

3600 RPM

0.03 GBytes capacity

Tracks/Inch: 800

Bits/Inch: 9550

• Three 5.25" platters

· Bandwidth: 0.6 MBytes/sec

Latency: 48.3 ms

· Cache: none

Seagate 373453, 2003

 15000 RPM (4X)

(2500X)73.4 GBytes

Tracks/Inch: 64000 (80X)

Bits/Inch: 533.000 (60X)

 Four 2.5" platters (in 3.5" form factor)

Bandwidth:

86 MBytes/sec (140X)

 Latency: 5.7 ms (8X)

Cache: 8 MBytes

9/10/08 47 9/10/08 48





## Latency Lags Bandwidth (for last ~20 years)



#### Memory: Archaic (Nostalgic) v. Modern (Newfangled)



• 0.06 Mbits/chip

• 64,000 xtors, 35 mm<sup>2</sup>

 16-bit data bus per module, 16 pins/chip

13 Mbytes/sec

· Latency: 225 ns

(no block transfer)

 2000 Double Data Rate Synchr. (clocked) DRAM

256.00 Mbits/chip (4000X)

• 256,000,000 xtors, 204 mm<sup>2</sup>

 64-bit data bus per DIMM, 66 pins/chip

M, 66 pins/chip (4X)

• 1600 Mbytes/sec (120X)

Latency: 52 ns (4X)


Block transfers (page mode)

9/10/08

## Latency Lags Bandwidth (last ~20 years)



51



9/10/08

## LANs: Archaic (Nostalgic)v. Modern (Newfangled)



50

- Ethernet 802.3
- Year of Standard: 1978

Plastic Covering

Braided outer conductor

Copper core

Insulator

- 10 Mbits/s link speed
- Latency: 3000 μsec
- Shared media
- Coaxial cable

Coaxial Cable:

- Ethernet 802.3ae
- Year of Standard: 2003
- 10,000 Mbits/s link speed (1000X)
- Latency: 190 μsec (15X)
- Switched media
- Category 5 copper wire

"Cat 5" is 4 twisted pairs in bundle Twisted Pair:




Copper, 1mm thick,

9/10/08 52



## Latency Lags Bandwidth (last ~20 years)





Performance Milestones

Ethernet: 10Mb, 100Mb, 1000Mb, 10000 Mb/s (16x,1000x)

 Memory Module: 16bit plain DRAM, Page Mode DRAM, 32b, 64b, SDRAM, DDR SDRAM (4x,120x)

 Disk: 3600, 5400, 7200, 10000, 15000 RPM (8x. 143x)

(latency = simple operation w/o contention BW = best-case)

#### CPUs: Archaic (Nostalgic) v. Modern (Newfangled)



- 12.5 MHz
- · 2 MIPS (peak)
- Latency (inst) 320 ns
- 134,000 xtors, 47 mm<sup>2</sup>
- 16-bit data bus, 68 pins
- Microcode interpreter. separate FPU chip

· (no caches)





2001 Intel Pentium 4

(120X)1500 MHz

4500 MIPS (peak) (2250X)

Latency 15 ns

(20X)

- 42,000,000 xtors, 217 mm<sup>2</sup>
- 64-bit data bus, 423 pins
- 3-way superscalar, Dynamic translate to RISC, Superpipelined (22 stage), Out-of-Order execution
- On-chip 8KB Data caches, 96KB Instr. Trace cache, 256KB L2 cache

9/10/08


54

## Latency Lags Bandwidth (last ~20 years)



53

55



9/10/08

 Performance Milestones Processor: '286, '386, '486, Pentium. Pentium Pro. Pentium 4 (21x,2250x)

Ethernet: 10Mb, 100Mb, 1000Mb, 10000 Mb/s (16x,1000x)

Memory Module: 16bit plain DRAM, Page Mode DRAM, 32b. 64b. SDRAM. DDR SDRAM (4x.120x)

 Disk: 3600, 5400, 7200, 10000, 15000 RPM (8x. 143x)

## Rule of Thumb for Latency Lagging BW



- In the time that bandwidth doubles, latency improves by no more than a factor of 1.2 to 1.4 (and capacity improves faster than bandwidth)
- Stated alternatively: Bandwidth improves by more than the square of the improvement in Latency





## Moore's Law helps BW more than latency

Faster transistors, more transistors, smaller transistors more pins help Bandwidth

<b>»</b>	MPU Transistors:	0.130 vs.	42 M xtors	(300X)
----------	------------------	-----------	------------	--------

**DRAM Transistors:** 0.064 vs. 256 M xtors (4000X)

**MPU Pins:** 68 vs. 423 pins (6X)

**DRAM Pins:** 16 vs. 66 pins (4X)

Smaller, faster transistors but communicate over (relatively) longer lines (dies are bigger): limits latency

1.5 to 3 vs. 0.18 micron Feature size: (8X.17X) MPU Die Size: 35 vs. 204 mm<sup>2</sup> (ratio sqrt  $\Rightarrow$  2X)

47 vs. 217 mm<sup>2</sup> DRAM Die Size:  $(ratio sqrt \Rightarrow 2X)$ 

9/10/08

57

## 6 Reasons Latency Lags Bandwidth (cont'd)



#### Latency helps BW, but not vice versa

- Spinning disk faster improves both bandwidth and rotational latency
  - $3600 \text{ RPM} \Rightarrow 15000 \text{ RPM} = 4.2 \text{X}$
  - Average rotational latency: 8.3 ms  $\Rightarrow$  2.0 ms
  - Things being equal, also helps BW by 4.2X
- Lower DRAM latency ⇒ More access/second (higher bandwidth)
- Higher linear density helps disk BW (and capacity), but not disk Latency
  - » 9.550 BPI  $\Rightarrow$  533.000 BPI  $\Rightarrow$  60X in BW

## 6 Reasons Latency Lags Bandwidth (cont'd)



### 2. Distance limits latency

- Size of DRAM block ⇒ long bit and word lines ⇒ most of DRAM access time
- Speed of light latency and computers on network
- 1. & 2. explains linear latency vs. square BW?

#### 3. Bandwidth easier to sell ("bigger=better")

- Numbers game
- E.g., 10 Gbits/s Ethernet ("10 Gig") vs. 10 μsec latency Ethernet
- 4400 MB/s DIMM ("PC4400") vs. 50 ns latency
- Even if just marketing, customers now trained
- Since bandwidth sells, more resources thrown at bandwidth, which further tips the balance

9/10/08 58

## 6 Reasons Latency Lags Bandwidth (cont'd)



## 5. Bandwidth hurts latency

- Queues help Bandwidth, hurt Latency (Queuing Theory)
- Wider helps BW, hurts latency
  - Adding chips to widen a memory module increases Bandwidth but higher fan-out on address lines may increase Latency

### 6. Operating System (SW) overhead hurts Latency more than Bandwidth

Longer messages amortize overhead (overhead bigger part of short messages)

9/10/08 59 9/10/08 60



## Summary of Technology Trends

- For disk, LAN, memory, and microprocessor, bandwidth improves by square of latency improvement
  - In the time that bandwidth doubles, latency improves by no more than 1.2X to 1.4X
- Lag probably even larger in real systems, as bandwidth gains multiplied by replicated components
  - Multiple processors in a cluster or even in a chip
  - Multiple disks in a disk array
  - Multiple memory modules in a large memory
  - Simultaneous communication in switched LAN
- HW and SW developers should innovate assuming Latency Lags Bandwidth
  - If everything improves at the same rate, then nothing really changes
  - When rates vary, require real innovation

9/10/08



63

## **Define and quantify cost (1/2)**

- 3 factors lower costs:
- 1. Learning curve manufacturing costs decrease over time measured by change in yield
  - Yield = % manufactured devices that survives the testing procedure
  - Yield increases over time = more efficient process over time
- 2. Volume double volume cuts cost 10%
  - · Decrease time to get down the learning curve
  - Increases purchasing and manufacturing efficiency
  - · Amortizes development (NRE) costs over more devices
- 3. Commodities = Competition
  - · Produces sold by multiple vendors in large values are essentially
  - E.g.; Keyboards, monitors, DRAMs, disks, PCs
    - · IBM invented many, then sold off
- Most of computer cost in integrated circuit
  - · Cost of producing chips

#### $_{9/10/08}$ Die cost + packaging cost + testing cost



- Classes of Computers Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- **Technology Trends: Culture of tracking,** anticipating and exploiting advances in technology
- Careful, quantitative comparisons:
  - 1. Define and quantify cost
  - 2. Define and quantify power
  - 3. Define and quantify dependability
  - 4. Define, quantify, and summarize relative performance
- Fallacies and Pitfalls

9/10/08 62



## Define and quantify cost (2/2)

- Profit Margin = Price product sells cost to manufacture
- Margins pay for research and development (R&D), marketing, sales, manufacturing equipment, maintenance, building rental, cost of financing, pretax profits, and taxes
- Most companies spend 4% (commodity PC business) to 12% (high-end server business) of income on R&D, which includes all engineering







#### **Outline**

- Classes of Computers Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:
  - 1. Define and quantify cost
  - 2. Define and quantify power
  - 3. Define and quantify dependability
  - 4. Define, quantify, and summarize relative performance
- Fallacies and Pitfalls

9/10/08 65



## **Example of quantifying power**

 Suppose 15% reduction in voltage results in a 15% reduction in frequency. What is impact on dynamic power?

 $Power_{dynamic} = 1/2 \times CapacitiveLoad \times Voltage^{2} \times FrequencySwitched$ 

- =  $1/2 \times .85 \times CapacitiveLoad \times (.85 \times Voltage)^{2} \times FrequencySwitched$
- $= (.85)^3 \times OldPowerdynamic$
- $\approx 0.6 \times OldPower_{dynamic}$
- 40% reduction in power
- Hence 2 simpler (lower capacitance), slower cores (lower frequency) could replace 1 complex core for same power per chip



## Define and quantity power (1/2)

 For CMOS chips, traditional dominant energy consumption has been in switching transistors, called dynamic power

Powerdynamic = 1/2 × CapacitiveLoad × Voltage<sup>2</sup> × FrequencySwitched

- For mobile devices, energy better metric Energydynamic = CapacitiveLoad × Voltage<sup>2</sup>
- Capacitive load a function of number of transistors connected to output and technology, which determines capacitance of wires and transistors
- Dropping voltage helps both, so went from 5V to 1V
- For a fixed task, slowing clock rate (frequency switched) reduces power, but not energy
- To save energy & dynamic power, most CPUs now turn off clock of inactive modules (e.g. Fl. Pt. Unit)

9/10/08

## Define and quantity power (2 / 2)

 Because leakage current flows even when a transistor is off, now static power important too

Powerstatic = Currentstatic × Voltage

- Leakage current increases in processors with smaller transistor sizes
- Increasing the number of transistors increases power even if they are turned off
- In 2006, goal for leakage is 25% of total power consumption; high performance designs at 40%
- Very low power systems even gate voltage to inactive modules to control loss due to leakage

9/10/08 67 9/10/08 68



#### **Outline**

- **Classes of Computers Computer Science at a Crossroads**
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:
  - 1. Define and quantify cost
  - 2. Define and quantify power
  - 3. Define and quantify dependability
  - 4. Define, quantify, and summarize relative performance
- Fallacies and Pitfalls

9/10/08



69

## Define and quantity dependability (2/3)

- Module reliability = measure of continuous service accomplishment (or time to failure). 2 metrics
- 1. Mean Time To Failure (MTTF) measures Reliability
- 2. Failures In Time (FIT) = 1/MTTF, the rate of failures
  - · Traditionally reported as failures per billion hours of operation
- Mean Time To Repair (MTTR) measures Service Interruption
  - Mean Time Between Failures (MTBF) = MTTF+MTTR
- Module availability measures service as alternate between the 2 states of accomplishment and interruption (number between 0 and 1, e.g. 0.9)
- Module availability (% time available) = MTTF / (MTTF + MTTR)

## Define and quantity dependability (1/3)

- How to decide when a system is operating properly?
- Infrastructure providers now offer Service Level Agreements (SLA) to guarantee that their networking or power service would be dependable
  - If call short, money for compensation
- Systems alternate between 2 states of service with respect to an SLA:
- 1. Service accomplishment, where the service is delivered as specified in SLA
- 2. Service interruption, where the delivered service is different from the SLA
- Failure = transition from state 1 to state 2
- Repair = transition from state 2 to state 1

70



## **Example calculating reliability**

- If modules have exponentially distributed lifetimes (age of module does not affect probability of failure). overall failure rate is the sum of failure rates of the modules
- Calculate FIT (per billion hours) and MTTF for 10 disks (1M hour MTTF per disk), 1 disk controller (0.5M hour MTTF), and 1 power supply (0.2M hour MTTF):

 $FailureRate = 10 \times (1/1,000,000) + 1/500,000 + 1/200,000$ =(10+2+5)/1,000,000But doesn't consider = 17/1.000.000infant mortality or =17.000FITlikelihood of being thrown away before MTTF = 1,000,000,000/17,000dead  $\approx 59.000 hours$ 

71 72 9/10/08 9/10/08



#### Focus on common case

- Power supply MTTF limits system MTTF
- What if added redundant power supply, so system still works if one fails?
- MTTF of pair is now mean time until one power supply fails divided by chance of other will fail before 1st is replaced
- Since 2 power supplies and independent failures, mean time to one power supply fails is MTTF<sub>powersupply</sub>/2

$$MTTF_{pairps} = \frac{MTTF_{ps}/2}{MTTR_{ps}} = \frac{MTTF_{ps}^2/2}{MTTR_{ps}} = \frac{MTTF_{ps}^2}{2*MTTR_{ps}}$$

9/10/08 73

## **Outline**

- Classes of Computers Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:
  - 1. Define and quantify cost
  - 2. Define and quantify power
  - 3. Define and quantify dependability
  - 4. Define, quantify, and summarize relative performance
- Fallacies and Pitfalls

## **Example recalculating reliability**

 Calculate FIT and MTTF for 10 disks (1M hour MTTF per disk), 1 disk controller (0.5M hour MTTF), 2 power supplies (0.2 M hour MTTF), and MTTR for replacing a failed power supply is 1 day. How much better is MTTF<sub>pair</sub>? MTTF<sub>system</sub>?

$$MTTF_{pair} = \frac{200,000^2}{2*24} = 830,000,000$$

$$FailureRate = \frac{10}{1,000,000} + \frac{1}{5,000,000} + \frac{1}{830,000,000}$$
$$= \frac{10 + 2 + 0}{1,000,000} = \frac{12}{1,000,000} = 12,000 FIT$$
$$MTTF = \frac{1,000,000,000}{12,000} = 83,000 hours$$

• MTTF<sub>pair</sub> 4200x; MTTF <sub>system</sub> is 1.4x; Amdahl's Law!



74

#### **Definition: Performance**

- What does it mean to be 10% faster or slower?
- Performance is in units of things per sec
   bigger is better
- · If we are primarily concerned with response time

"X is n times faster than Y" means

9/10/08 75 9/10/08 76



#### **Performance: What to measure**

- · Usually rely on benchmarks vs. real workloads
- To increase predictability, collections of benchmark applications, called benchmark suites, are popular
- SPECCPU: popular desktop benchmark suite
  - CPU only, split between integer and floating point programs
  - SPECint2000 has 12 integer, SPECfp2000 has 14 floating point pgms
  - SPECCPU2006
  - SPECSFS (NFS file server) and SPECWeb (WebServer) added as server benchmarks
- Transaction Processing Council measures server performance and cost-performance for databases
  - TPC-C Complex query for Online Transaction Processing
  - TPC-H models ad hoc decision support
  - TPC-W a transactional web benchmark

9/10/08- TPC-App application server and web services benchmark



## Fallacies and Pitfalls (1/2)

- Fallacies commonly held misconceptions
  - When discussing a fallacy, will try to give a counterexample.
- Pitfalls easily made mistakes.
  - Often generalizations of principles true in limited context
  - Show Fallacies and Pitfalls to help you avoid these errors
- Fallacy: Benchmarks remain valid indefinitely
  - Once a benchmark becomes popular, tremendous pressure to improve performance by targeted optimizations or by aggressive interpretation of the rules for running the benchmark: "benchmarksmanship."
    - » Tune to benchmark
  - 70 benchmarks from the 5 SPEC releases. 70% were dropped from the next release since no longer useful
- Pitfall: A single point of failure
  - Rule of thumb for fault tolerant systems: make sure that every component was redundant so that no single component failure could bring down the whole system (e.g, power supply)

#### **Outline**



- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- **Technology Trends: Culture of tracking,** anticipating and exploiting advances in technology
- Careful, quantitative comparisons:
  - 1. Define and quantify cost
  - 2. Define and quantify power
  - 3. Define and quantify dependability
  - 4. Define, quantify, and summarize relative performance
- Fallacies and Pitfalls

9/10/08



## Fallacies and Pitfalls (2/2)

- Fallacy Rated MTTF of disks is 1,200,000 hours or ≈ 140 years, so disks practically never fail
- And disk lifetime is 5 years ⇒ By 28 disks, replace every 5 years; on average, 28 replacements won't fail
- A better unit: % that fail (1.2M MTTF = 833 FIT)
- Fail over lifetime: if had 1000 disks for 5 years  $= 1000*(5*365*24)*833 / 10^9 = 36,485,000 / 10^6 = 37$ = 3.7% (37/1000) fail over 5 yr lifetime (1.2M hr MTTF)
- But this is under pristine conditions
  - little vibration, narrow temperature range ⇒ no power failures
- Real world: 3% to 6% of SCSI drives fail per year
  - 3400 6800 FIT or 150,000 300,000 hour MTTF [Gray & van Ingen 05]
- 3% to 7% of ATA drives fail per year
- $^{9/10/08}_{}-$  3400 8000 FIT or 125,000 300,000 hour MTTF [Gray & van Ingen  $^{00}$

