

EEL 5764: Graduate Computer Architecture

Appendix A - Pipelining Review

Ann Gordon-Ross Electrical and Computer Engineering University of Florida

http://www.ann.ece.ufl.edu/

These slides are provided by: David Patterson Electrical Engineering and Computer Sciences, University of California, Berkeley Modifications/additions have been made from the originals

What is Pipelining?

- Overlapping execution to produce faster results
 - Washing and drying dishes
 - Washing and drying laundry
 - Automobile assembly line
 - Chipotle, Quiznos, etc
- Speeds up production
 - Master personal
 - Eliminates "jack of all trades, master of none" syndrome
- Pipelining in computer architecture
 - Multiple instructions are overlapped in execution
 - Exploits parallelism
 - Not visible to programmer
- Each stage is a pipeline "cycle"
 - Each stage happens simultaneously so results are produced only as fast as the *longest* pipeline cycle

2

4

9/19/08 Determines clock cycle time

Outline

- MIPS An ISA for Pipelining
- 5 stage pipelining
- Structural and Data Hazards
- Forwarding
- Branch Schemes
- Exceptions and Interrupts

A "Typical" RISC ISA (Load/Store)

- Invented to be easy to pipeline
- 32-bit fixed format instruction (3 formats)
 - Fixed length, easy to decode
- 32 32-bit GPR (General Purpose Registers) (R0 contains zero)
- ALU instructions
 - 3-address, reg-reg arithmetic instruction
 - 2-address, reg-im arithmetic instruction
- Single address mode for load/store: base + displacement
 - no indirection
- Simple branch conditions
- Delayed branch

3



0

0

0

5

Example: MIPS

Register-Register

1 2	26 25 2	120 16	15 1	110 6	5	0
Ор	Rs1	Rs2	Rd	shamt	Орх	

Register-Immediate

31 2	6 25 2	120 16	15
Ор	Rs1	Rd	immediate

Branch

31	26	25	2120	16 15	
Op		Rs1	Rs2/(Орх	immediate

Jump / Call

31	26 25		
Ор		target	

9/19/08

Approaching an ISA – How to Pipeline

- Instruction Set Architecture
 - Defines set of operations, instruction format, hardware supported data types, named storage, addressing modes, sequencing
- · Examine needed components and FUs
- Map instructions to RTL statements on architected registers and memory
- Assemble adequate datapath
 - Architected storage mapped to actual storage
 - Function units to do all the required operations
 - Possible additional storage (eg. MAR, MBR, ...)
 - Interconnect to move information among regs and FUs
- Implement controller (Finite State Machine (FSM)) to drive datapath

Datapath vs Control (FSM+D)



- Datapath: Storage, FU, interconnect sufficient to perform the desired functions
 - Inputs are Control Points
 - Outputs are signals
- Controller: State machine to orchestrate operation on the data path
- 9/19/08 Based on desired function and signals

Outline

- MIPS An ISA for Pipelining
- 5 stage pipelining
- Structural and Data Hazards
- Forwarding
- Branch Schemes
- Exceptions and Interrupts

7

8

5 Steps of MIPS Datapath Figure A.2, Page A-8

Instruction



11



Instr. Decode

5 Steps of MIPS Datapath Figure A.3, Page A-9

Instruction Instr. Decode Execute Memory Write Fetch Addr. Calc Reg. Fetch Access Back Next PC Next SEQ PC Next SEQ PC R.51 Reg R52 (emory File IR <= mem[PC];</pre> WB Data $PC \leq PC + 4$ \wedge RD RD RD A <= Reg[IR_{rs}]; B <= Reg[IR_{r+}] rslt <= A op_{IRop} B WB <= rslt **Pipeline registers** 10 9/19/08 Reg[IR_{rd}] <= WB

Inst. Set Processor Controller



Visualizing Pipelining Figure A.2, Page A-8



Pipelining is not guite that easy!



- Structural hazards: HW cannot support this combination of instructions (single person to fold and put clothes away)
- Data hazards: Instruction depends on result of prior instruction still in the pipeline (missing sock)
- Control hazards: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps).

One Memory Port/Structural Hazards Figure A.4, Page A-14



9/19/08



13

One Memory Port/Structural Hazards





Speed Up Equation for Pipelining

CPI_{bibelined} = Ideal CPI + Average Stall cycles per Inst

Sneedun -	Ideal CPI × Pipeline depth	Cycle Time _{unpipelined}
Speedup =	Ideal CPI + Pipeline stall CPI ^	Cycle Time _{pipelined}

For simple RISC pipeline, CPI = 1:

Cycle Time unpipelined Pipeline depth Speedup = Cycle Time nipelined 1 + Pipeline stall CPI



17

19

Example: Dual-port vs. Single-port

- Machine A: Dual ported memory ("Harvard Architecture")
- Machine B: Single ported memory, but its pipelined implementation has a 1.05 times faster clock rate
- Ideal CPI = 1 for both
- Loads are 40% of instructions executed
 - SpeedUp_A = Pipeline Depth/(1 + 0) x (clock_{unpipe}/clock_{pipe}) = Pipeline Depth SpeedUp_B = Pipeline Depth/(1 + 0.4 x 1) x (clock_{unpipe}/(clock_{unpipe}/ 1.05) = (Pipeline Depth/1.4) x 1.05 = 0.75 x Pipeline Depth SpeedUp_A / SpeedUp_B = Pipeline Depth/(0.75 x Pipeline Depth) = 1.33
- Machine A is 1.33 times faster

9/19/08

Three Generic Data Hazards

- Read After Write (RAW)
 - $Instr_{\rm J}$ tries to read operand before $Instr_{\rm I}$ writes it
 - I: add r1,r2,r3 J: sub r4,r1,r3
- Caused by a "Dependence" (in compiler nomenclature). This hazard results from an actual need for communication.

Data Hazard on R1

Figure A.6, Page A-17



Three Generic Data Hazards

 Write After Read (WAR) Instr_J writes operand <u>before</u> Instr_I reads it

I: sub r4,r1,r3
J: add r1,r2,r3
K: mul r6,r1,r7

- Called an "anti-dependence" by compiler writers. This results from reuse of the name "r1".
- Can't happen in MIPS 5 stage pipeline because:
 - All instructions take 5 stages, and
 - Reads are always in stage 2, and
 - Writes are always in stage 5

9/19/08

Ø

21

23

Three Generic Data Hazards

Write After Write (WAW)
 Instr, writes operand <u>before</u> Instr, writes it.

I: sub r1,r4,r3 J: add r1,r2,r3 K: mul r6,r1,r7

- Called an "output dependence" by compiler writers This also results from the reuse of name "r1".
- Can't happen in MIPS 5 stage pipeline because:
 - All instructions take 5 stages, and
 - Writes are always in stage 5
- · Will see WAR and WAW in more complicated pipes

9/19/08



What circuit detects and resolves this hazard? 9/19/08

Forwarding to Avoid Data Hazard Figure A.7, Page A-19



Forwarding to Avoid LW-SW Data Hazard Figure A.8, Page A-20



Data Hazard Even with Forwarding Figure A.9, Page A-21



27



Software Scheduling to Avoid Load Hazards

Try producing fast code for

a = b + c;

$$\mathbf{d} = \mathbf{e} - \mathbf{f};$$

assuming a, b, c, d ,e, and f in memory.



Compiler optimizes for performance. Hardware checks for safety. 9/19/08

Data Hazard Even with Forwarding (Similar to Figure A.10, Page A-21)



Outline

- MIPS An ISA for Pipelining
- 5 stage pipelining
- Structural and Data Hazards
- Forwarding
- Branch Schemes
- Exceptions and Interrupts
- Conclusion

29

Control Hazard on Branches Three Stage Stall



How do you do it?

Where is the "commit"? 9/19/08

Pipelined MIPS Datapath



Branch Stall Impact

- If CPI = 1, 30% branch, Stall 3 cycles => new CPI = 1.9!
- Two part solution:
 - Determine branch taken or not sooner, AND
 - Compute taken branch address earlier
- MIPS branch tests if register = 0 or ≠ 0
- MIPS Solution:
 - Move Zero test to ID/RF stage
 - Adder to calculate new PC in ID/RF stage
 - 1 clock cycle penalty for branch versus 3

9/19/08

30

Four Branch Hazard Alternatives

- #1: Stall until branch direction is clear
- #2: Predict Branch Not Taken
 - Execute successor instructions in sequence
 - "Squash" instructions in pipeline if branch actually taken
 - Advantage of late pipeline state update
 - 47% MIPS branches not taken on average
 - PC+4 already calculated, so use it to get next instruction

#3: Predict Branch Taken

- 53% MIPS branches taken on average
- But haven't calculated branch target address in MIPS
 - » MIPS still incurs 1 cycle branch penalty
 - » Other machines: branch target known before outcome

Four Branch Hazard Alternatives



#4: Delayed Branch

- Define branch to take place AFTER a following instruction

branch instruction
sequential successor_
sequential successor_
Branch delay of length n
sequential successor_
branch target if taken

- 1 slot delay allows proper decision and branch target address in 5 stage pipeline
- MIPS uses this

9/19/08

33

Delayed Branch

- Compiler effectiveness for single branch delay slot:
 - Fills about 60% of branch delay slots
 - About 80% of instructions executed in branch delay slots useful in computation
 - About 50% (60% x 80%) of slots usefully filled
- Delayed Branch downside: As processor go to deeper pipelines and multiple issue, the branch delay grows and need more than one delay slot
 - Delayed branching has lost popularity compared to more expensive but more flexible dynamic approaches
 - Growth in available transistors has made dynamic approaches relatively cheaper

A. From before branch B. From branch target C. From fall through



- A is the best choice, fills delay slot & reduces instruction count (IC)
- In B, the sub instruction may need to be copied, increasing IC
- In B and C, must be okay to execute sub when branch fails 9/19/08



34

Evaluating Branch Alternatives

Pipeline speedup = $\frac{\text{Pipeline depth}}{1 + \text{Branch frequency} \times \text{Branch penalty}}$

Assume 4% unconditional branch, 6% conditional branchuntaken, 10% conditional branch-taken

SchedulingBranchCPI speedup v
speedup v.scheme penalty
scheme penaltyunpipelined stallStall pipeline31.603.11.0Predict taken11.204.21.33Predict not taken11.144.41.40Delayed branch0.51.104.51.45