

#### **EEL 5764: Graduate Computer Architecture**

#### **Appendix A - Pipelining Review**

Ann Gordon-Ross Electrical and Computer Engineering University of Florida

http://www.ann.ece.ufl.edu/

These slides are provided by: David Patterson Electrical Engineering and Computer Sciences, University of California, Berkeley Modifications/additions have been made from the originals

#### What is Pipelining?

- Overlapping execution to produce faster results
  - Washing and drying dishes
  - Washing and drying laundry
  - Automobile assembly line
  - Chipotle, Quiznos, etc
- Pipelining in computer architecture
  - Multiple instructions are overlapped in execution
  - Exploits parallelism
  - Not visible to programmer
- · Each stage is a pipeline "cycle"
  - Each stage happens simultaneously so results are produced only as fast as the *longest* pipeline cycle
  - Determines clock cycle time

9/10/09

#### **Outline**

- MIPS An ISA for Pipelining
- 5 stage pipelining
- Structural and Data Hazards
- Forwarding
- Branch Schemes
- Exceptions and Interrupts



- 32-bit fixed format instruction (3 formats)
- 32 32-bit GPR (R0 contains zero)
- ALU instructions
  - 3-address, reg-reg arithmetic instruction
  - 2-address, reg-im arithmetic instruction
- Single address mode for load/store: base + displacement
  - no indirection
- Simple branch conditions
- Delayed branch

3



0

0

0

#### **Example: MIPS (- MIPS)**

#### **Register-Register**

1 ;	26 25	2120	16 15	1110	65	0	
Ор	Rs1	R	s2 Rd			Орх	

#### **Register-Immediate**

31 2	6252	120 16	15
Ор	Rs1	Rd	immediate

#### Branch

3

31	26	25	2120	16 15	
	Ор	Rs1	Rs2/0	рх	immediate

#### Jump / Call

31	26 25		
Op		target	


9/10/09

5

## **Approaching an ISA**

- Instruction Set Architecture
  - Defines set of operations, instruction format, hardware supported data types, named storage, addressing modes, sequencing
- Meaning of each instruction is described by RTL on architected registers and memory
- Given technology constraints assemble adequate datapath
  - Architected storage mapped to actual storage
  - Function units to do all the required operations
  - Possible additional storage (eg. MAR, MBR, ...)
  - Interconnect to move information among regs and FUs
- Implement controller (Finite State Machine (FSM))

## Datapath vs Control (FSM+D)



- Datapath: Storage, FU, interconnect sufficient to perform the desired functions
  - Inputs are Control Points
  - Outputs are signals
- Controller: State machine to orchestrate operation on the data path
- 9/10/09 Based on desired function and signals

#### **Outline**

- MIPS An ISA for Pipelining
- 5 stage pipelining
- Structural and Data Hazards
- Forwarding
- Branch Schemes
- Exceptions and Interrupts


7



## **5 Steps of MIPS Datapath**




11




## **5 Steps of MIPS Datapath**


Figure A.3, Page A-9



Inst. Set Processor Controller










## **Pipelining is not guite that easy!**

- Limits to pipelining: Hazards prevent next instruction from executing during its designated clock cycle
  - Structural hazards: HW cannot support this combination of instructions (single person to fold and put clothes away)
  - Data hazards: Instruction depends on result of prior instruction still in the pipeline (missing sock)
  - Control hazards: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps).

13

15

**One Memory Port/Structural Hazards** Figure A.4, Page A-14



## **Performance of Pipelines with Stalls**

- Ideal CPI speedup is simply the pipeline depth - Assumes no stalls, perfect execution
- · But, pipelining causes stalls and changes the clock cycle time

Average instruction time unpipelined Speedup from pipelining =

Average instruction time pipelined

CPI unpipelined x Clock cycle unpipelined CPI pipelined x Clock cycle time pipelined

Ideal CPI is 1

CPI pipelined = Ideal CPI + Pipeline stall clock cycles per instruction = 1 + Pipeline stall clock cycles per instructionCPI unpipelined = Ideal CPI x pipeline depth



9/10/09



17

#### Time (clock cycles) Cycle 1 Cycle 2 Cycle 3 Cycle 4 Cycle 5 Cycle 6 Cycle 7 Ι Load n S Instr 1 t r. Instr 2 0 r Stall d e r Instr 3 <sub>9/10</sub>How do you "bubble" the pipe?

**One Memory Port/Structural Hazards** 

(Similar to Figure A.5, Page A-15)

9/10/09

## **Performance of Pipelines with Stalls**



 Lets ignore cycle time overhead for pipelining and assume all stages are balanced, thus cycle times for each are equal

Speedup =  $\frac{\text{CPI unpipelined}}{\text{CPI pipelined}}$ 

 $=\frac{\text{Pipeline depth}}{1 + \text{Pipeline stall cycles per instruction}}$ 

- Assuming no pipeline stalls, speedup is equal to pipeline depth.
- But, pipelining changes the clock cycle time too....

9/10/09


## **Performance of Pipelines with Stalls**

Speedup from pipelining =  $\frac{1}{1 + \text{Pipeline stall cycles per instruction}} x \frac{\text{Clock cycle time unpipelined}}{\text{Clock cycle time pipelined}}$ =  $\frac{1}{1 + \text{Pipeline stall cycles per instruction}} x \text{Pipeline Depth}$ 

• And again, if no stalls, ideal speedup is equal to the pipeline depth

## **Performance of Pipelines with Stalls**

- Pipelining reduces clock cycle time (increases frequency) – less work to do in each stage
- · CPI unpipelined is 1



9/10/09



- Machine A: Dual ported memory ("Harvard Architecture")
- Machine B: Single ported memory and the clock rate is 1.05 times faster
- Ideal CPI = 1 for both
- Loads are 40% of instructions executed

Average instruction time<sub>A</sub> = CPI x Clock cycle time = Clock cycle time Average instruction time<sub>B</sub> = CPI x Clock cycle time =  $(1 + 0.4 \times 1) \times \frac{\text{Clock cycle time}}{1.05}$ = 1.3 x Clock cycle time

Machine A is 1.3 times faster


18

#### **Data Hazard on R1**


Figure A.6, Page A-17



#### Time (clock cycles)



# Forwarding to Avoid Data Hazard



## Three Generic Data Hazards

- Read After Write (RAW)
   Instr, tries to read operand before Instr, writes it
  - I: add r1,r2,r3 J: sub r4,r1,r3
- Caused by a "Dependence" (in compiler nomenclature). This hazard results from an actual need for communication.

#### **Three Generic Data Hazards**

Write After Read (WAR)
 Instr<sub>J</sub> writes operand <u>before</u> Instr<sub>I</sub> reads it

I: sub r4,r1,r3 J: add r1,r2,r3 K: mul r6,r1,r7

- Called an "anti-dependence" by compiler writers. This results from reuse of the name "r1".
- Can't happen in MIPS 5 stage pipeline because:
  - All instructions take 5 stages, and
  - Reads are always in stage 2, and
  - Writes are always in stage 5



#### **Three Generic Data Hazards**


 Write After Write (WAW) Instr, writes operand before Instr, writes it.

> ✓ I: sub r1,r4,r3
> ✓ J: add r1,r2,r3 K: mul r6,r1,r7

- · Called an "output dependence" by compiler writers This also results from the reuse of name "r1".
- Can't happen in MIPS 5 stage pipeline because:
  - All instructions take 5 stages, and
  - Writes are always in stage 5
- Will see WAR and WAW in more complicated pipes

9/10/09





What circuit detects and resolves this hazard? 9/10/09

**HW Change for Forwarding** 


Figure A.23, Page A-37

27




26

Forwarding to Avoid LW-SW Data Hazard Figure A.8, Page A-20



#### **Data Hazard Even with Forwarding** Figure A.9, Page A-21






## **Data Hazard Even with Forwarding**









#### **Outline**

- MIPS An ISA for Pipelining •
- **5** stage pipelining •
- **Structural and Data Hazards** •
- Forwarding •
- **Branch Schemes** .
- **Exceptions and Interrupts** ٠
- Conclusion .

#### Software Scheduling to Avoid Load Hazards



Compiler optimizes for performance. Hardware checks for safety. 9/10/09



What do you do with the 3 instructions in between? How do you do it? Where is the "commit"? 9/10/09


## **Branch Stall Impact**



- If CPI = 1, 30% branch, Stall 3 cycles => new CPI = 1.9!
- Two part solution:
  - Determine branch taken or not sooner, AND
  - Compute taken branch address earlier
- MIPS branch tests if register = 0 or ≠ 0
- MIPS Solution:
  - Move Zero test to ID/RF stage
  - Adder to calculate new PC in ID/RF stage
  - 1 clock cycle penalty for branch versus 3

#### **Pipelined MIPS Datapath**

Figure A.24, page A-38



9/10/09



34

#### **Four Branch Hazard Alternatives**

#1: Stall until branch direction is clear

#### #2: Predict Branch Not Taken

- Execute successor instructions in sequence
- "Squash" instructions in pipeline if branch actually taken
- Advantage of late pipeline state update
- 47% MIPS branches not taken on average
- PC+4 already calculated, so use it to get next instruction


#### #3: Predict Branch Taken


- 53% MIPS branches taken on average
- But haven't calculated branch target address in MIPS
  - » MIPS still incurs 1 cycle branch penalty
  - » Other machines: branch target known before outcome

## **Four Branch Hazard Alternatives**

#### #4: Delayed Branch

- Define branch to take place AFTER a following instruction






branch target if taken

- 1 slot delay allows proper decision and branch target address in 5 stage pipeline
- MIPS uses this

# Scheduling Branch Delay Slots (Fig A.14)



- A is the best choice, fills delay slot & reduces instruction count (IC)
- In B, the sub instruction may need to be copied, increasing IC
- In B and C, must be okay to execute sub when branch fails 9/10/09

- **Delayed Branch**
- Compiler effectiveness for single branch delay slot:
  - Fills about 60% of branch delay slots
  - About 80% of instructions executed in branch delay slots useful in computation
  - About 50% (60% x 80%) of slots usefully filled
- Delayed Branch downside: As processor go to deeper pipelines and multiple issue, the branch delay grows and need more than one delay slot
  - Delayed branching has lost popularity compared to more expensive but more flexible dynamic approaches
  - Growth in available transistors has made dynamic approaches relatively cheaper

9/10/09

38