






# Assumptions

- One instruction can be fetched at each cycle.
- Latency is 2 cycles for ALU, and 3 for multiplier
- Instructions begin execution once fetched
- In case two instructions finish at the same cycle, both can commit on the same cycle and the CDB arbitrates who writes first





Cycle 1




Cycle 2

Begin execution


BUSY Cycle 1

Cycle 3




Only one operand is ready. Operand 1 will be fetched from RS # 2.


BUSY Cycle 2



BUSY Cycle 3




Cycle 5





Cycle 5

RS#4 is now free




Cycle 6







Cycle 7




Cycle 8



Cycle 8

RS 5, observes a write. It has been looking for one on CDB (77.8). Now Multiplier can begin execution on cycle 9



Cycle 9

