

#### EEL 5764 Graduate Computer Architecture

#### Chapter 2 - Instruction Level Parallelism

Ann Gordon-Ross Electrical and Computer Engineering University of Florida

http://www.ann.ece.ufl.edu/

These slides are provided by: David Patterson Electrical Engineering and Computer Sciences, University of California, Berkeley Modifications/additions have been made from the originals

#### Outline

- ILP
- · Compiler techniques to increase ILP
- Loop Unrolling
- Static Branch Prediction
- Dynamic Branch Prediction
- Overcoming Data Hazards with Dynamic Scheduling
- Tomasulo Algorithm

9/27/10

#### **Recall from Pipelining Review**

- Pipeline CPI = Ideal pipeline CPI + Structural Stalls + Data Hazard Stalls + Control Stalls
  - <u>Ideal pipeline CPI</u>: measure of the maximum performance attainable by the implementation
  - <u>Structural hazards</u>: HW cannot support this combination of instructions
  - <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline
  - <u>Control hazards</u>: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps)

#### **Instruction Level Parallelism**

- Instruction-Level Parallelism (ILP): overlap the execution of instructions to improve performance
- 2 approaches to exploit ILP:
  - 1) Dynamically Rely on hardware to help discover and exploit the parallelism dynamically (e.g., Pentium 4, AMD Opteron, IBM Power), and
  - 2) Statically Rely on software technology to find parallelism, statically at compile-time (e.g., Itanium 2)



5

7

#### Instruction-Level Parallelism (ILP)

- Basic Block (BB) ILP is quite small
  - BB: a straight-line code sequence with no branches in except to the entry and no branches out except at the exit
  - average dynamic branch frequency 15% to 25%
     => 4 to 7 instructions execute between a pair of branches
  - Plus instructions in BB likely to depend on each other
- To obtain substantial performance enhancements, we must exploit ILP across multiple basic blocks
- Simplest: <u>loop-level parallelism</u> to exploit parallelism among iterations of a loop. E.g., for (i=1; i<=1000; i=i+1) x[i] = x[i] + y[i];

#### **Loop-Level Parallelism**

- Exploit loop-level parallelism to parallelism by "unrolling loop" either by
- 1. dynamic via branch prediction or
- 2. static via loop unrolling by compiler
- Determining instruction dependence is critical to Loop Level
  Parallelism
- If 2 instructions are
  - <u>parallel</u>, they can execute simultaneously in a pipeline of arbitrary depth without causing any stalls (assuming no structural hazards)
  - <u>dependent</u>, they are not parallel and must be executed in order, although they may often be partially overlapped

9/27/10



## Data Dependence and Hazards

 Instr<sub>J</sub> is data dependent (aka true dependence) on Instr<sub>J</sub>.

1. Instr, tries to read operand before Instr, writes it



2. or  $\text{Instr}_{\text{J}}$  is data dependent on  $\text{Instr}_{\text{K}}$  which is dependent on  $\text{Instr}_{\text{I}}$ 

- If two instructions are data dependent, they cannot execute simultaneously or be completely overlapped
- Data dependence in instruction sequence
   ⇒ data dependence in source code ⇒ effect of original data dependence must be preserved
- If data dependence caused a hazard in pipeline, called a Read After Write (RAW) hazard
- Dependencies are independent of the pipeline, 9/27/10/hazards are dependent on the pipeline

#### **ILP and Data Dependencies, Hazards**

- HW/SW must preserve program order:
  - Must have same outcome as if executed sequentially as determined by the original source code
  - Dependences are a property of programs
- Presence of dependence indicates potential for a hazard, but actual hazard and length of any stall is property of the pipeline
- Importance of the data dependencies
  - 1) indicates the possibility of a hazard
  - 2) determines order in which results must be calculated
  - 3) sets an upper bound on how much parallelism can possibly be exploited
- HW/SW goal: exploit parallelism by preserving program order only where it affects the outcome of the program

As long as the results are the same, execute in any order



#### Name Dependence #1: Anti-dependence

- Name dependence: when 2 instructions use same register or memory location, called a name, but no flow of data between the instructions associated with that name; 2 versions of name dependence
- Bad if Instr<sub>J</sub> writes operand <u>before</u> Instr<sub>I</sub> reads it
  - I: sub r4,r1,r3 J: add r1,r2,r3 K: mul r6,r1,r7

Called an "anti-dependence" by compiler writers. This results from reuse of the name "r1"

 If anti-dependence caused a hazard in the pipeline, called a Write After Read (WAR) hazard

9/27/10

## **Control Dependencies**

 Every instruction is control dependent on some set of branches, and, in general, these control dependencies must be preserved to preserve program order

if p1 {
 S1;
};
if p2 {
 S2;
}

• S1 is control dependent on p1, and S2 is control dependent on p2 but not on p1.

#### Name Dependence #2: Output dependence

• Bad if Instr<sub>J</sub> writes operand <u>before</u> Instr<sub>I</sub> writes it.

I: sub r1,r4,r3 J: add r1,r2,r3 K: mul r6,r1,r7

- Called an "output dependence" by compiler writers This also results from the reuse of name "r1"
- If anti-dependence caused a hazard in the pipeline, called a Write After Write (WAW) hazard
- Instructions involved in a name dependence can execute simultaneously if name used in instructions is changed so instructions do not conflict
  - Register renaming resolves name dependence for regs
  - Either by compiler or by HW

9/27/10



- Control dependence need not be preserved, but results must be correct
  - willing to execute instructions that should not have been executed, thereby violating the control dependences, if can do so without affecting correctness of the program
- Instead, 2 properties critical to program correctness are
  - 1) exception behavior and
  - 2) data flow

9

#### **Exception Behavior**



- Example:

R2,R3,R4
R2,L1
R1,0(R2)

- L1:
- (Assume branches not delayed)
- Problem with moving LW before BEQZ?

9/27/10

13

#### **Computers in the News**

Who said this?

Carter, 1979 B. Bill Clinton, 1996 C. Al Gore, 2000 D. George W. Bush, 2006

A. Jimmy

"Again, I'd repeat to you that if we can remain the most competitive nation in the world, it will benefit the worker here in America. People have got to understand, when we talk about spending your taxpayers' money on research and development, there is a correlating benefit, particularly to your children. See, it takes a while for some of the investments that are being made with government dollars to come to market. I don't know if people realize this, but the Internet began as the Defense Department project to improve military communications. In other words, we were trying to figure out how to better communicate, here was research money spent, and as a result of this sound investment, the Internet came to be.

The Internet has changed us. It's changed the whole world."



#### **Data Flow**

- Data flow: actual flow of data values among instructions that produce results and those that consume them
  - branches make flow dynamic, determine which instruction is supplier of data
- Example:

DADDU	<u>r1</u> , r2, r3
BEQZ	R4,L
DSUBU	<u>R1</u> ,R5,R6
L:	
OR	R7, <u>R1</u> ,R8

• OR depends on DADDU or DSUBU? Must preserve data flow on execution

9/27/10

14

#### Outline

- ILP
- · Compiler techniques to increase ILP
- Loop Unrolling
- Static Branch Prediction
- Dynamic Branch Prediction
- Overcoming Data Hazards with Dynamic Scheduling
- Tomasulo Algorithm







#### Software Techniques - Loop Unrolling Example

- This code, add a scalar to a vector:
  - for (i=1000; i>0; i=i-1)
    - x[i] = x[i] + s;
- Assume following latencies for all examples
   Ignore delayed branch in these examples

Instruction producing result	Instruction using result	Latency in Cycles	Stalls between in cycles
FP ALU op	Another FP ALU op	4	3
FP ALU op	Store double	3	2
Load double	FP ALU op	1	1
Load double	Store double	1	0
Integer op	Integer op	1	0
ALU op	Branch	1	1

9/27/10

17

#### FP Loop - Where are the stalls?

Loop:	L.D		F0, 0 (R1)	;F0=vector ele	ment
	stall				Assumption:
	ADD	.D	F4, <mark>F0</mark> , F2	;add scalar to	F2 misses
	stall				
	stall				
	S.D.		0 (R1), F4	;store result	
	DAD	DUI	R1, R1, -8	;decrement po	inter 8B (DW)
	stall			;assumes can'	t forward to branch
	BNE	Z	R1, Loop	;branch R1 != :	zero
Instructio	on	Instru	ction using	Latency in	Stalls between
producing r	esult		result	cycles	in cycles
FP ALU op		Another	r FP ALU op	4	3
FP ALU op		Store de	ouble	3	2
Load double		FP ALU	ор	1	1
ALU op		Branch		1	1
	Loop: producing re FP ALU op FP ALU op Load double ALU op	Loop: L.D stall ADD. stall stall S.D. DADI stall BNE2 Instruction producing result FP ALU op FP ALU op FP ALU op	Loop: L.D stall ADD.D stall stall S.D. DADUI stall BNEZ Instruction producing result FP ALU op Store de Load double FP ALU ALU op Stanch	Loop: L.D F0, 0 (R1) stall ADD.D F4, F0, F2 stall stall S.D. 0 (R1), F4 DADDUI R1, R1, -8 stall BNEZ R1, Loop Instruction using producing result FP ALU op FP ALU op ALU op Branch	Loop: L.D F0, 0 (R1) ;F0=vector ele stall ADD.D F4, F0, F2 ;add scalar to 1 stall Stall S.D. 0 (R1), F4 ;store result DADDUI R1, R1, -8 ;decrement po stall ;assumes can' BNEZ R1, Loop ;branch R1 != ; Instruction Instruction using producing result cycles FP ALU op Another FP ALU op 4 FP ALU op Store double 3 Load double FP ALU op 1 ALU op Branch 1

9/30(09 9 clock cycles per element: Rewrite code to minimize stalls?

#### FP Loop: Where are the Hazards?

• First translate into MIPS code: -To simplify, assume 8 is lowest address R1 is loop counter initialized to 8000



9/27/10

18

#### **Revised FP Loop Minimizing Stalls**

1	Loop: L.	D	F0, 0 (R1)	м	ove up add to hide s	tall				
2	D	ADDUI	R1, R1, -8 •		And remove stall					
3	A	D.D	F4, F0, F2							
4	sta	all								
5	sta	all								
6	S.	D.	<mark>8</mark> (R1), F4	;altered offs	set when move DAD	DUI				
7	BI	NEZ	Z R1, Loop							
pro	Instruction ducing result	Instruct re	ion using sult	Latency in cycles	Stalls between in cycles					
FP.	ALU op	Another F	P ALU op	4	3					
FP.	ALU op	Store doul	ble	3	2					
Loa	d double	FP ALU op	D	1	1					
ALU	J op	Branch		1	1					
7 (	clock cycles	ner eleme	nt butius	3 for execution	on (LD					

7 clock cycles per element, but just 3 for execution (L.D, ADD.D,S.D), 4 for loop overhead; How make faster? 9/30/09

But this is hard for the compiler to do!! <sup>20</sup>

#### Unroll Loop Four Times (straightforward way) - Loop Speedup

1 3	Loop:	L.D ADD.D	F0, 0 (R1) F4, F0, F2		Rewrite loop
6		S.D	0(R1), F4	;drop DSUBUI & BNEZ	etalle?
7		L.D	F6, -8 (R1)		Stans:
9		ADD.D	F8, F6, F2		1 cycle stall
12		S.D	-8(R1), F8	;drop DSUBUI & BNEZ	2 cycles stall
13		L.D	F10, -16 (R1)		.,
15		ADD.D	F12, F10, F2		
18		S.D	-16(R1), F12	;drop DSUBUI & BNEZ	
19		L.D	F14, -24 (R1)		
21		ADD.D	F16, F10, F2		
24		S.D	-24(R1), F16	;drop DSUBUI & BNEZ	
25		DADDUI	R1, R1, #-32	;alter to 4*8	
27		BNEZ	R1, Loop		

27 clock cycles or 6.75 per element (dropped instructions, not stalls) (Assumes R1 is a multiple of 4)

9/30/09 But we have made the basic block bigger...more ILP!!21

#### **Unrolled Loop Detail**

- Assumption: Upper bound is known not realistic
- Suppose it is n, and we would like to unroll the loop to make k copies of the body
- Solution 2 consecutive loops:
  - 1st executes (n mod k) times and has a body that is the original loop
  - 2nd is the unrolled body surrounded by an outer loop that iterates (n/k) times
- For large values of n, most of the execution time will be spent in the unrolled loop

1 Loop: 2 3 4 5 6 7 8 9 10 11 12 13	L.D L.D L.D ADD.D ADD.D ADD.D ADD.D S.D S.D S.D S.D DADDUI S.D	F0,0(R1) F6,-8(R1) F10,-16(R1) F14,-24(R1) F4,F0,F2 F8,F6,F2 F12,F10,F2 F16,F14,F2 0(R1),F4 -8(R1),F8 -16(R1),F12 R1,R1,#-32 8(R1),F16:8-32=-24	Group instructions to remove stalls
13 14	S.D BNEZ	8(R1),F16 ; 8-32 = -24 R1.LOOP	
		,====.	

# 14 clock cycles, or 3.5 per element due to unrolling and rescheduling

9/30/09

22

#### **5 Loop Unrolling Decisions**

- Hard for compiler easy for humans. Compilers must be sophiticated:
- 1. Is loop unrolling useful? Are iterations independent
- 2. Are there enough registers? Need to avoid added data hazards by using the same registers for different computations
- 3. Eliminate the extra test and branch instructions and adjust the loop termination and iteration code
- 4. Determine that loads and stores from different iterations are independent
  - Memory analysis to determine that they do not refer to same address pointers make things more difficult.
- 5. Schedule the code, preserving any dependences needed to yield the same result as the original code

#### **3 Limits to Loop Unrolling - How Much Benefit Do We Get???**



- 1. Diminishing returns as unrolling gets larger
  - How much more benefit going from 4 to 8?
  - Not much Amdahl's Law
- 2. Growth in code size
  - Increase I-cache miss rate with larger loops
- 3. Register pressure: not enough registers for aggressive unrolling and scheduling
  - May need to store live values in memory
- But.....Loop unrolling reduces impact of ٠ branches on pipeline; another way is branch prediction

### **Outline**

• ILP

9/27/10

- · Compiler techniques to increase ILP
- Loop Unrolling
- Static Branch Prediction
- Dynamic Branch Prediction
- Overcoming Data Hazards with Dynamic Scheduling
- Tomasulo Algorithm

9/27/10

25

#### **Static Branch Prediction**

- Earlier lecture showed scheduling code around delayed branch - Where do we get instructions?
- To reorder code around branches, need to predict branch statically when compile
- Simplest scheme is to predict a branch as taken - Average misprediction = untaken branch frequency = 34% SPEC



## **Dynamic Branch Prediction**

- Better approach
  - Hard to get accurate profile for static prediction
- Why does prediction work?
  - Regularities
    - » Underlying algorithm
    - » Data that is being operated
  - Instruction sequence has redundancies that are artifacts of way that humans/compilers think about problems
- Is dynamic branch prediction better than static branch prediction?
  - Seems to be
  - There are a small number of important branches in programs which have dynamic behavior

#### **Dynamic Branch Prediction**



- Performance is based on a function of accuracy and cost of misprediction
- Simple scheme Branch History Table
  - Lower bits of PC address index table of 1-bit values
  - Says whether or not branch taken last time
  - No address check, just hint
  - Problem: in a loop, 1-bit BHT will cause two mispredictions (avg is 9 iterations before exit):
    - » End of loop case, when it exits instead of looping as before
    - » First time through loop on *next* time through code, when it predicts exit instead of looping
    - » Worse than always predicting taken

9/27/10

9/27/10



#### **BHT Accuracy**

- Mispredict because either:
  - Wrong guess for that branch
  - Address conflicts got branch history of wrong branch when index the table
- 4096 entry table:



#### **Dynamic Branch Prediction**

How do we make dynamic branch prediction better?
 Solution: 2-bit scheme where change prediction only if get misprediction twice



- Red: stop, not taken
- · Green: go, taken
- · Adds history to decision making process
- Simple but quite effective

9/27/10

#### **Correlated Branch Prediction**

- Idea: correlate prediction based on recent branch history of previous branches
  - record *m* most recently executed branches as taken or not taken, and use that pattern to select the proper *n*-bit branch history table
- In general, (m,n) predictor means record last m branches to select between 2<sup>m</sup> history tables, each with n-bit counters
  - Thus, old 2-bit BHT is a (0,2) predictor
- Global Branch History: *m*-bit shift register keeping T/NT status of last *m* branches.
- Each entry in table (branch address) has *m n*-bit predictors.

9/27/10

#### **Correlating Branches**



#### (3,2) predictor

9/27/10

 Behavior of recent branches selects between four predictions of next branch, updating just that prediction



#### **Accuracy of Different Schemes**



9/27/10

34



35

#### **Tournament Predictors**

- Success of correlating branch prediction lead to tournament predictors
  - Multilevel branch predictor
  - Use *n*-bit saturating counter to choose between competing <u>predictors</u> may the best predictor win
- · Usual choice between global and local predictors



#### Pentium 4 Misprediction Rate (per 1000 instructions, not per branch)



#### **Branch Target Buffers (BTB)**



- Branch target calculation is costly and stalls the instruction fetch.
- BTB stores PCs the same way as caches
- The PC of a branch is sent to the BTB
- When a match is found the corresponding Predicted PC is returned
- If the branch was predicted taken, instruction fetch continues at the returned predicted PC

#### **Branch Target Buffers**



© 2003 Elsevier Science (USA). All rights reserved.

### **Dynamic Branch Prediction Summary**

- Prediction becoming important part of execution
- Branch History Table: 2 bits for loop accuracy
- Correlation: Recently executed branches correlated with next branch
  - Either different branches (GA)
  - Or different executions of same branches (PA)
- Tournament predictors take insight to next level, by using multiple predictors
  - usually one based on global information and one based on local information, and combining them with a selector
  - In 2006, tournament predictors using ~ 30K bits are in processors like the Power5 and Pentium 4

#### Outline

- ILP
- · Compiler techniques to increase ILP
- Loop Unrolling
- Static Branch Prediction
- Dynamic Branch Prediction
- Overcoming Data Hazards with Dynamic Scheduling
- Tomasulo Algorithm

# **Advantages of Dynamic Scheduling**

- Dynamic scheduling hardware rearranges the instruction execution to reduce stalls while maintaining data flow and exception behavior
- It handles cases when dependences unknown at compile time
  - Hide cache misses by executing other code while waiting for the miss to resolve
- No recompiling It allows code that compiled for one pipeline to run efficiently on a different pipeline
- · It simplifies the compiler
- Hardware speculation, a technique with significant performance advantages, builds on dynamic scheduling

#### 9/27/10

### **Dynamic Scheduling Step 1**

- Instruction Decode (ID), also called
   Instruction Issue
- Split the ID pipe stage of simple 5-stage pipeline into 2 stages:
  - Issue-Decode instructions, check for structural hazards
  - Read operands—Wait until no data hazards, then read operands

#### **HW Schemes: Instruction Parallelism**

· Key idea: Allow instructions behind stall to proceed

DIVD	F0,F2,F4	Division is slow, addd must wait but
ADDD	F10, <mark>F0</mark> ,F8	subd doesn't have to
SUBD	F12,F8,F14	Subd doesn't have to

- Enables out-of-order execution and allows out-of -order completion (e.g., SUBD)
  - Issue stage in order (in-order issue)
- Three instruction phases
  - begins execution
  - completes execution
  - in execution between above 2 stages
- Note: Dynamic execution creates WAR and WAW hazards and makes exceptions harder

9/27/10

42

#### A Dynamic Algorithm: Tomasulo's

- For IBM 360/91 (before caches!) – ⇒ Long memory latency
- Goal: High Performance without special compilers
   Same code for many different models
- BIG LIMITATION 4 floating point registers limited compiler ILP
  - Need more effective registers renaming in hardware!
- Original algorithm focused on FP, but applicable to integer instructions
  - FP were slow, so wanted int instructions to go ahead
- Why Study 1966 Computer?
- The descendants of this have flourished!
  - Alpha 21264, Pentium 4, AMD Opteron, Power 5, ...

41

9/27/10



45

#### **Tomasulo Algorithm**

- Control & buffers distributed with Function Units (FU)
  - Instead of centralized register file, shift data to a buffer at each FU
  - FU buffers called "reservation stations"; hold operands for pending operations and the instruction
- · Registers in instructions (held in the buffers) replaced by actual values or a pointer to reservation stations (RS) that will eventually hold the value - called register renaming
  - Register file only accessed once, then wait on RS values
  - Renaming avoids WAR, WAW hazards
  - More reservation stations than registers, so can do optimizations compilers can't

#### 9/27/10

### **Tomasulo Algorithm**

- Results go directly to FU through RS, not through register file, over Common Data Bus (CDB) that broadcasts results to all FU RSs
  - Avoids RAW hazards by executing an instruction only when its operands are available
  - Register file not a bottleneck
- Load and Stores treated as FUs with RSs as well

#### 9/27/10

9/27/10



#### **Tomasulo Organization**



#### **Reservation Station Components**

- **Op:** Operation to perform in the unit (e.g., + or -)
- Vi, Vk: Value of Source operands
- Store buffers has V field, result to be stored

Qi. Qk: Reservation stations producing source registers (value to be written)

- Note: Qi,Qk=0 => ready
- Store buffers only have Qi for RS producing result

**Busy:** Indicates reservation station or FU is busy

Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

#### **Three Stages of Tomasulo Algorithm**





#### 3. Write result—finish execution (WB)

Write on Common Data Bus to all awaiting units; mark reservation station available

Difference between:

- Normal data bus: data + destination ("go to" bus)
- Common data bus: data + source ("come from" bus)
  - » Write if matches expected Functional Unit (produces result)
  - » Does the broadcast
- Example speed:
  - 2 clocks for FI .pt. +,-; 2 for load/store; 10 for \*; 40 clks for /

9/27/10

#### **Tomasulo Example Instruction stream** Exec Write Instruction Status: Busy Address Status Inst i k Issue Comp Result No Load1 LD F6 34+ R2 No Load2 LD F2 45+ R3 Load3 No F2 F4 MULTD F0 F6 F2 SUBD **F**8 3 Load/Buffers DIVD F10 F0 F6 ADDD F6 F8 F2 S1 S2 RS RS **Reservation Stations:** Time Name Busy OP Vj Vk Qj Qk Status Add1 FU count Add2 down Add3 3 FP Adder R.S. Mult1 FP Mult R.S. Mult2 Clock 0 **Register Result Status:** F0 F2 F4 F6 F8 F10 F12 F30 ... **Clock cycle** FU counter

#### **Tomasulo Example – Cycle 1**



49



#### Tomasulo Example – Cycle 2

9/27/10

Assuming R3 = 1

Instruct	ion S	Statu	s:		Exec	Write				Busy	Address	Status
Inst		j	k	Issue	Comp	Resu	lt	Loa	ad1	Yes	40	Exe 1
LD	F6	34+	R2	1				Loa	ad2	Yes	46	Issue
LD	F2	45+	R3	2				Loa	ad3	No		
MULTD	F0	F2	F4									·
SUBD	F8	F6	F2									
DIVD	F10	F0	F6									
ADDD	F6	F8	F2									
servation	Stati	ons:				S1	S2	RS	RS			
	Time	Nar	ne	Busy C	OP	Vj	Vk	Qj	Qk	Statu	IS	
		Add	1	No								
		Add	2	No								
		Add	3	No								
		Mul	t1	No								
Clock		Mul	t2	No								
2	Ro	nista	r Pa	sult St	atus							
2	ne,	giste	1110	Sun Su	F2	E4	F6		8	E10	E12	F3
			FU		Load 2	2	bad	1	•			13
				L	2000 2	2	Load					
9/27/10	Not	e: (	Cai	າ hav	e mu	ltip	le lo	ads	οι	itstai	ndina	52

ł

Instruc	tion S	Statu	s:		Exec	Write			Bu	sy Addre	ess	Status	_
Inst		j	k	Issue	Comp	Result		Load1	Yes	s 40	)	Exe 2	
LD	F6	34+	R2	1	3			Load2	Yes	s 40	3	Exe 1	٦
LD	F2	45+	R3	2	_	•		Load3	No				٦
MULTD	F0	F2	F4	3				Noto: ra	aiet	ore na	mo	e aro	_
SUBD	F8	F6	F2		_		1	romov	d ("	ronam	od"	) in	
DIVD	F10	F0	F6					Poson	su (	n Stati	eu	· MI I	i.
ADDD	F6	F8	F2					issued	allu	II Stati	0113	, พื้อ	-
sorvation	Stati	one				S1	S2	RS	RS				
scivation	Time	Nar	ne	Busy	OP	Vi	Vk	Qi	Qk	Status			
		Add	11	No		-					1		
		Add	12	No									
		Add	13	No									
		Mul	t1	Yes	MULTD		2	Load2		Issue			
Clock		Mul	t2	No									
3	Re	giste	er Re	esult S	tatus:						1		
				F0	F2	F4	F	6 F8	F1	0 F12			F
			EU	Mult1	Load 2	2	Loa	d 1					

#### **Tomasulo Example – Cycle 4**



Instruc	tion S	Statu	s:		Exec	Write				Busy	Addres	s <u>Statu</u>	IS
Inst		j	k	Issue	Comp	Resu	t	Loa	d1	Yes	40	Com	mit
LD	F6	34+	R2	1	3	4		Loa	d2	Yes	46	Exe	2
LD	F2	45+	R3	2	4	רך		Loa	d3	No			_
MULTD	F0	F2	F4	3		-							
SUBD	F8	F6	F2	4									
DIVD	F10	F0	F6		-								
ADDD	F6	F8	F2										
servatior	n Stat	ions:				S1	S2	RS	R	6			
	Time	Nai	ne	Busy	OP	Vj	Vk	Qj	QI	c Sta	atus		
		Ado	11	Yes	SUBD	10			Loa	d2 I	ssue		
		Ado	12	No									
		Ado	13	No									
		Mu	t1	Yes	MULTD		2	Load2		v	Vaiting		
Clock		Mul	t2	No									
4	Re	giste	er Re	sult S	tatus:								
				F0	F2	F4	F	6 F8	3	F10	F12		F
			FU	Mult1	Load 2	2	1	0 Ado	11				

9/27/10 • Load2 completing; what is waiting for Load2?4

### Tomasulo Example – Cycle 5



Assuming R3 = 1



#### Tomasulo Example – Cycle 6

Instruc	tion S	Statu	s:		Exec	Write				в	usy	Addre	ess	Status
Inst		j	k	Issue	Comp	Resul	t		Load1	N	0			
LD	F6	34+	R2	1	3	4			Load2	2 N	0			
LD	F2	45+	R3	2	4	5			Load3	3 N	0			
MULTD	F0	F2	F4	3										
SUBD	F8	F6	F2	4										
DIVD	F10	F0	F6	5										
ADDD	F6	F8	F2	6										
eservation	n Stati	ons:				S1	S2	R	S	RS				
	Time	Na	me	Busy	OP	Vj	Vk	c	2j	Qk	Sta	itus	_	
	1	Add	d1	Yes	SUBD	10	3				I	Exe1		
		Add	d2	Yes	ADDD		3	Ad	d1		٦	ssue		
		Add	d3	No							_		[	
	9	Mu	lt1	Yes	MULTD	3	2				1	Exe1		
Clock		Mu	lt2	Yes	DIVD		10	Mu	ılt1		W	/aiting	ſ	
6	Re	giste	er Re	sult S	tatus:									
				F0	F2	F4		-6	F8	F	10	F12		F
			FU	Mult1	3	2	A	dd2	Add1	М	ult2			

9/27/10 Issue ADDD here despite name dependency on F6?



	Instruc	tion S	Statu	s:		Exec	Write				Busy	Addres	s	Status
	Inst		j	k	Issue	Comp	Resu	lt	Loa	d1	No			
	LD	F6	34+	R2	1	3	4		Loa	d2	No			
	LD	F2	45+	R3	2	4	5		Loa	d3	No			
	MULTD	F0	F2	F4	3		_							
	SUBD	F8	F6	F2	4	7								
	DIVD	F10	F0	F6	5									
	ADDD	F6	F8	F2	6									
Res	ervation	Stati	ons:				S1	S2	RS	RS	5			
	Time		Nar	ne	Busy	OP	Vj	Vk	Qj	Q	sta	atus		
		0	Add	11	Yes	SUBD	10	3			1	Exe2		
	L L		Add	12	Yes	ADDD		3	Add1		V	/aiting		
			Add	13	No									
		8	Mul	t1	Yes	MULTD	3	2				Exe2		
	Clock		Mul	t2	Yes	DIVD		10	Mult1		V	/aiting		
	7	Re	giste	er R	esult S	tatus:								
					F0	F2	F4	F6	F8	3	F10	F12		. F3
				FU	Mult1	3	2	Add	2 Add	11	Mult2			

9/27/10 Add1 (SUBD) completing; what is waiting for it?

### Tomasulo Example – Cycle 8

Instruc	tion S	Statu	s:		Exec	Write			Bus	y Addres	s Sta	tus
Inst		j	k	Issue	Comp	Result		Load1	No			
LD	F6	34+	R2	1	3	4		Load2	No			
LD	F2	45+	R3	2	4	5		Load3	No			
MULTD	F0	F2	F4	3								
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6								
servation	Stati	ons:				S1	S2	RS	RS			
	Time	Nai	ne	Busy	OP	Vj	Vk	Qj	Qk S	Status		
		Add	11	Yes	SUBD	10	3			Commit		
	2	Add	12	Yes	ADDD	7	3			Ready		
		Ado	13	No					_			
	7	Mul	t1	Yes	MULTD	3	2			Exe3		
Clock		Mul	t2	Yes	DIVD		10	Mult1		Waiting		
8	Re	aiste	er Re	sult S	tatus:							
•		<b>J</b>		F0	F2	F4	F6	F8	F10	F12		F3
			FU	Mult1	3	2	Add	2 7	Mult	2		
				L					-			



### Tomasulo Example – Cycle 9

Instruc	tion S	Statu	s:		Exec	Write				Busy	Address	s Sta	tus
Inst		j	k	Issue	Comp	Resu	lt	Lo	ad1	No			
LD	F6	34+	R2	1	3	4		Lo	ad2	No			
LD	F2	45+	R3	2	4	5		Lo	ad3	No			
MULTD	F0	F2	F4	3									
SUBD	F8	F6	F2	4	7	8							
DIVD	F10	F0	F6	5									
ADDD	F6	F8	F2	6									
eservation	Stati	ons:				S1	S2	RS	R	S			
	Time	Na	me	Busy	OP	Vj	Vk	Qj	Q	k Sta	itus		
		Ade	11	No									
	1	Ade	12	Yes	ADDD	7	3			E	Exe1		
		Ade	13	No						_			
	6	Mu	lt1	Yes	MULTD	3	2			E	Exe4		
Clock		Mu	lt2	Yes	DIVD		10	Mult1		W	/aiting		
9	Re	giste	er Re	sult S	tatus:								
				F0	F2	F4	F6		F8	F10	F12		F3
			FU	Mult1	3	2	Add	2	7	Mult2			
9/27/10													59

#### Tomasulo Example – Cycle 10

Instruc	tion S	Statu	s:		Exec	Write				Busy	Address	Status
Inst		j	k	Issue	Comp	Resu	lt	Loa	id1	No		
LD	F6	34+	R2	1	3	4		Loa	d2	No		
LD	F2	45+	R3	2	4	5		Loa	d3	No		
MULTD	F0	F2	F4	3								
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10							
servatior	n Stati	ions:				S1	S2	RS	R	5		
Time		Nai	ne _	Busy	OP	Vj	Vk	Qj	Q	k Sta	tus	
		Ado	11	No								
	0	Ado	12	Yes	ADDD	7	3			E	xe2	
		Ado	13	No								
	5	Mul	t1	Yes	MULTD	3	2			E	Exe5	
Clock	<u> </u>	Mul	t2	Yes	DIVD		10	Mult1		W	/aiting	
10	Re	giste	er Re	sult S	tatus:							
				F0	F2	F4	F	6 F	B	F10	F12	F
			FU	Mult1	3	2	Ad	d2 7		Mult2		

<sup>9/27/10 •</sup> Add2 (ADDD) completing; what is waiting foreit?



Instru	ction S	Statu	s:		Exec	Write				в	usy	Addre	SS	Status	
Inst		j	k	Issue	Comp	Resu	lt		Load1	N	0				
LD	F6	34+	R2	1	3	4			Load2	N	0				
LD	F2	45+	R3	2	4	5			Load3	N	0				
MULTD	F0	F2	F4	3											_
SUBD	F8	F6	F2	4	7	8									
DIVD	F10	F0	F6	5											
ADDD	F6	F8	F2	6	10	11									
Reservatio	n Stati	ions:				S1	S2	2	RS	RS					
	Time	Na	ne	Busy	OP	Vj	Vk	c .	Qj	Qk	Sta	tus			
		Add	11	No											
		Add	12	Yes	ADDD	7	3				С	ommit			
		Add	13	No											
	4	Mu	t1	Yes	MULTD	3	2				1	Exe6			
Clock		Mu	t2	Yes	DIVD		10	M	lult1		N	/aiting			
11	Re	giste	er Re	sult S	tatus:										
		Ŭ		F0	F2	F4		F6	F8	F	10	F12			F3
			FU	Mult1	3	2		10	7	М	ult2				
9/27/10														6	1

### Tomasulo Example – Cycle 12

Instruc	tion S	Statu	s:		Exec	Write				Busy	Address	State	us
Inst		j	k	Issue	Comp	Resu	lt	Load	1	No			
LD	F6	34+	R2	1	3	4		Load	2	No			
LD	F2	45+	R3	2	4	5		Load	3	No			
MULTD	F0	F2	F4	3									
SUBD	F8	F6	F2	4	7	8							
DIVD	F10	F0	F6	5									
ADDD	F6	F8	F2	6	10	11							
eservation	stat	ions:				S1	S2	RS	RS	;			
	Time	Nai	me	Busy	OP	Vj	Vk	Qj	Qk	Sta	tus		
		Ado	11	No									
		Ado	12	No									
		Ado	13	No									
	3	Mul	lt1	Yes	MULTD	3	2			E	Exe7		
Clock		Mul	lt2	Yes	DIVD		10	Mult1		W	/aiting		
12	12 <i>R</i> e		er Re	sult S	tatus:								
		-		F0	F2	F4	F6	F8		F10	F12		F

### Tomasulo Example – Cycle 13

Instruc	tion S	Statu	s:		Exec	Write			Busy	Address	Status	
Inst		j	k	Issue	Comp	Resu	lt	Load1	No			
LD	F6	34+	R2	1	3	4		Load2	No No			
LD	F2	45+	R3	2	4	5		Load3	8 No			
MULTD	F0	F2	F4	3								_
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
servation	Stati	ons:				S1	S2	RS	RS			
	Time	Na	me	Busy	OP	Vj	Vk	Qj	Qk Sta	atus		
		Add	11	No								
		Ado	12	No								
		Ado	13	No								
	2	Mu	lt1	Yes	MULTD	3	2			Exe8		
Clock		Mu	lt2	Yes	DIVD		10	Mult1	V	/aiting		
13	Re	giste	er Re	sult S	tatus:							
				F0	F2	F4	F6	F8	F10	F12		F3

### Tomasulo Example – Cycle 14

Instruc	tion S	Statu	s:		Exec	Write			В	usy	Address	Stat	tus
Inst		j	k	Issue	Comp	Resu	lt	Load	1 No	b			
LD	F6	34+	R2	1	3	4		Load	2 No	c			
LD	F2	45+	R3	2	4	5		Load	3 No	c			
MULTD	F0	F2	F4	3									
SUBD	F8	F6	F2	4	7	8							
DIVD	F10	F0	F6	5									
ADDD	F6	F8	F2	6	10	11							
servation	n Stati	ons:				S1	S2	RS	RS				
	Time	Na	me	Busy	OP	Vj	Vk	Qj	Qk	Statu	IS		
		Ado	11	No									
		Ado	12	No									
		Ado	13	No									
	1	Mu	lt1	Yes	MULTD	3	2			Ex	e9		
Clock		Mu	lt2	Yes	DIVD		10	Mult1		Wai	ting		
14	Re	giste	er Re	sult S	tatus:								
				F0	F2	F4	F6	F8	F1	10	F12		F3
			FU	Mult1	3	2	10	7	Mu	ılt2			
9/27/10													64







9/27/10 Mult1 (MULTD) completing; what is waiting foroit?

#### **Tomasulo Example – Cycle 16**

Instruc	tion S	Statu	s:		Exec	Write			Busy	Address	Status
Inst		j	k	Issue	Comp	Resu	lt	Load	1 No		
LD	F6	34+	R2	1	3	4		Load	2 No		
LD	F2	45+	R3	2	4	5		Load	3 No		
MULTD	F0	F2	F4	3	15	16					
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10	11					
servation	n Stati	ons:				S1	S2	RS	RS		
	Time	Nai	me	Busy	OP	Vj	Vk	Qj	Qk Sta	itus	
		Ado	11	No							
		Ado	12	No							
		Ado	13	No							
		Mu	lt1	Yes	MULTD	3	2		С	ommit	
Clock	40	Mu	lt2	Yes	DIVD	6	10		F	leady	
16	Re	giste	er Re	sult S	tatus:						
				FO	F2	F4	F6	F8	F10	F12	F3
			EU	6	3	2	10	7	Mult2		

#### **Faster than light computation** (skip a couple of cycles)

### **Tomasulo Example – Cycle 55**

Instruc	tion s	Statu	s:		Exec	Write			Busy	Address	Status
Inst		j	k	Issue	Comp	Resul	t	Load1	No		
LD	F6	34+	R2	1	3	4		Load2	No		
LD	F2	45+	R3	2	4	5		Load3	No		
MULTD	F0	F2	F4	3	15	16					
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10	11					
Reservatio	n Stat	ions:				S1	S2	RS	RS		
	Time	Nai	ne	Busy	OP	Vj	Vk	Qj	Qk Sta	tus	
		Ado	11	No							
		Ado	12	No							
		Ado	13	No							
		Mu	t1	No							
Clock	1	Mu	t2	Yes	DIVD	6	10		E	xe39	
55	Re	giste	er Re	sult S	tatus:						
				F0	F2	F4	F6	F8	F10	F12	F
			FU	6	3	2	10	7	Mult2		
0/27/10											69





ł



9/27/10 • Mult2 (DIVD) is completing; what is waiting for it?

# Why can Tomasulo overlap iterations of loops?

- Register renaming
  - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- Reservation stations
  - Permit instruction issue to advance past integer control flow operations
  - Also buffer old values of registers totally avoiding the WAR stall
- Other perspective: Tomasulo building data flow dependency graph on the fly

#### Tomasulo Example – Cycle 57

	Instruc	tion S	Statu	s:		Exec	Write			Bus	y Ade	dress	Status
	Inst		j	k	Issue	Comp	Result		Load1	No			
	LD	F6	34+	R2	1	3	4		Load2	No No			
	LD	F2	45+	R3	2	4	5		Load3	No			
	MULTD	F0	F2	F4	3	15	16		• On	ce a	qain	ı: In	-orde
	SUBD	F8	F6	F2	4	7	8	_	iss	SUE.	out-	of-o	order
	DIVD	F10	F0	F6	5	56	57				lion	200	
	ADDD	F6	F8	F2	6	10	11		GY	ecui	.1011	and	
ese	ervation	Stati	ons:				S1	S2	-Or RS	aer (	com	pie	tion.
		Time	Nai	ne	Busy	OP	Vj	Vk	Qj	Qk S	Status		
			Ado	11	No								
			Ado	12	No								
			Ado	13	No								
			Mu	t1	No								
С	Clock		Mu	t2	Yes	DIVD	6	10			Commit		
	57	Re	giste	er Re	sult S	tatus:							
					F0	F2	F4	F6	F8	F10	F1	2	F3
				FU	6	3	2	10	7	0.6			
	9/27/10												70

#### Tomasulo's scheme offers 2 major advantages

- 1. Distribution of the hazard detection logic
  - distributed reservation stations and the CDB
  - Simultaneous instruction release If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB
  - Don't have to wait on centralized register file
    - » the units would have to read their results from the registers when register buses are available
- 2. Elimination of stalls for WAW and WAR hazards



#### **Tomasulo Drawbacks**

- Many associative stores (CDB) at high speed
- Performance limited by Common Data Bus
  - Each CDB must go to multiple functional units ⇒high capacitance, high wiring density
  - Number of functional units that can complete per cycle limited to one!
    - » Multiple CDBs  $\Rightarrow$  more FU logic for parallel assoc stores
- Non-precise interrupts!
  - We will address this later

#### **Outline**

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW

9/27/10

- Increasing instruction bandwidth
- Register Renaming vs. Reorder Buffer
- Value Prediction

74

#### 9/27/10



73

#### **Speculation to greater ILP**

- How do we get greater ILP:
  - Overcome control dependence by hw speculating outcome of branches
    - » Execute program as if guesses were correct
  - 2 methods:
    - » Dynamic scheduling ⇒ only fetches and issues instructions
    - » Speculation ⇒ fetch, issue, and execute instructions as if branch predictions were always correct
- Essentially a data flow execution model: Operations execute as soon as their operands are available

#### **Speculation to greater ILP**

- What do we need?
  - 3 components of HW-based speculation:
    - 1. Dynamic branch prediction to choose which instructions to execute
    - 2. Speculation to allow execution of instructions before control dependences are resolved
      - + ability to undo effects of incorrectly speculated sequence
    - 3. Dynamic scheduling to deal with scheduling of different combinations of basic blocks



#### Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- · Increasing instruction bandwidth
- · Register Renaming vs. Reorder Buffer
- Value Prediction

#### **Adding Speculation to Tomasulo**

- Separate execution from finishing
   This additional step called instruction commit
- Update register file/memory only when instruction is no longer speculative
- Additional requirements reorder buffer (ROB)
  - Set of buffers to hold results of instructions that have finished execution but have not committed
  - Also used to pass results among instructions that may be speculated

#### 9/27/10

77

#### **Reorder Buffer (ROB)**

- In Tomasulo's algorithm, results are written to the register file after an instruction is finished
- With speculation, the register file is not updated until the instruction commits
  - (we know definitively that the instruction should execute)
- But instruction cannot commit until it is no longer speculative
- ROB stores results while instruction is still speculative
  - Like reservation stations, ROB is a source of operands
  - ROB extends architectural registers like RS

#### **Reorder Buffer Entry**

- ROB contains four fields:
- 1. Instruction type
  - a branch (has no destination result), a store (has a memory address destination), or a register operation (ALU operation or load, which has register destinations)
- 2. Destination
  - Register number (for loads and ALU operations) or memory address (for stores) where the instruction result should be written
- 3. Value

9/27/10

- · Value of instruction result until the instruction commits
- 4. Ready
  - Indicates that instruction has completed execution, and the value is ready

#### **Reorder Buffer operation**



Reorder

Buffer

FP Regs

Res Stations

FP Adder

81

- · Holds instructions in FIFO order, exactly as issued
  - Must have notion of time for in-order commit
- · When instructions complete, results placed into ROB
  - Supplies operands ⇒ more registers like RS
  - Waiting operands tagged with ROB buffer number instead of RS
- Instructions commit ⇒ values at head of ROB placed in registers

Res Stations

FP Adder

 As a result, easy to undo speculated instructions on mispredicted branches or on exceptions
 FP Op Queue
 Commit path





#### Recall: 4 Steps of Speculative Tomasulo Algorithm

#### New stuff is in blue

#### 1. Issue—get instruction from FP Op Queue

If reservation station and reorder buffer slot free, issue instr & send operands & reorder buffer no. for destination (this stage sometimes called "dispatch")

#### 2. Execution—operate on operands (EX)

When both operands ready then execute; if not ready, watch CDB for result; when both in reservation station, execute; checks RAW (sometimes called "issue")

#### 3. Write result—finish execution (WB)

Write on Common Data Bus to all awaiting FUs & reorder buffer; mark reservation station available.

#### 4. Commit—update register with reorder result

When instr. at head of reorder buffer & result present, update register with result (or store to memory) and remove instr from reorder buffer. Mispredicted branch flushes reorder buffer (sometimes called "graduation")

0/27/1	A
9/2//1	U















- How does hardware handle out-of-order memory accesses?
  - WAW and WAR hazards through memory are eliminated with speculation because actual updating of memory occurs in order, when a store is at head of the ROB, and hence, no earlier loads or stores can still be pending
  - Problem only if we commit out-of-order so we commit sequentially
- RAW hazards through memory are maintained by two restrictions:
  - not allowing a load to initiate the second step of its execution if any active ROB entry occupied by a store has a Destination field that matches the value of the A field of the load, and
  - 2. maintaining the program order for the computation of an effective address of a load with respect to all earlier stores.
- these restrictions ensure that any load that accesses a memory location written to by an earlier store cannot perform the memory access until the store has written the data



Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- · Increasing instruction bandwidth
- Register Renaming vs. Reorder Buffer
- Value Prediction

### **Exceptions and Interrupts**

Ø

- IBM 360/91 invented "imprecise interrupts"
  - Just a guess
  - Computer stopped at this PC; its likely close to this address
  - Due to out-of-order commit
  - Not so popular with programmers hard to find bugs
  - Bad for page faults, which instruction caused it
- Technique for both precise interrupts/exceptions and speculation: in-order completion and in-order commit
  - If we speculate and are wrong, need to back up and restart execution to point at which we predicted incorrectly
  - Branch speculation is the same as precise exceptions
- Only recognize exception when ROB is ready to commit
  - If a speculated instruction raises an exception, the exception is recorded in the ROB
  - This is why reorder buffers in all new processors

#### Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW

9/27/10

- · Increasing instruction bandwidth
- · Register Renaming vs. Reorder Buffer
- Value Prediction

#### 9/27/10

93

#### **Getting CPI below 1**

- CPI ≥ 1 if issue only 1 instruction every clock cycle
- How do we get CPI <= 1?
  - Multiple-issue processors come in 3 flavors:
    - 1. Compiler statically-scheduled superscalar processors
      - use in-order execution if they are statically scheduled
    - 2. Runtime dynamically-scheduled superscalar processors
      - out-of-order execution if they are dynamically scheduled
    - 3. Compiler VLIW (very long instruction word) processors
      - VLIW processors, in contrast, issue a fixed number of instructions formatted either as one large instruction or as a fixed instruction packet with the parallelism among instructions explicitly indicated by the instruction (Intel/HP Itanium)

#### **VLIW: Very Large Instruction Word**

- Each "instruction" has explicit coding for multiple operations
  - In IA-64, grouping called a "packet"
  - In Transmeta, grouping called a "molecule" (with "atoms" as ops)
- Tradeoff instruction space for simple decoding
  - Fixed size instruction like in RISC
    - » The long instruction word has room for many operations
  - All operations in each instruction execute in parallel
  - E.g., 2 integer operations, 2 FP ops, 2 Memory refs, 1 branch
     » 16 to 24 bits per field => 7\*16 or 112 bits to 7\*24 or 168 bits wide
  - Need compiling technique that schedules across several branches
  - Assume compiler can figure out the parallelism and assume that it is correct - no hardware checks

96

#### Recall: Unrolled Loop that Minimizes Stalls for Scalar

1 Loop :	L.D	F0,0(R1)				
2	L.D	F6,-8(R1)				
3	L.D	F10,-16(R1)				
4	L.D	F14,-24(R1)	L.D to ADD.D: 1 Cycle			
5	ADD.D	F4,F0,F2				
6	ADD.D	F8,F6,F2	, 122.2 to 3.2. 2 0yold3			
7	ADD.D	F12,F10,F2				
8	ADD.D	F16,F14,F2				
9	S.D	0(R1),F4				
10	S.D	-8(R1),F8				
11	S.D	-16(R1),F12				
12	DSUBUI	R1,R1,#32				
13	BNEZ	R1,LOOP				
14	S.D	<mark>8</mark> (R1),F16	; 8-32 = -24			

#### 14 clock cycles, or 3.5 per iteration

9/27/10

#### Problems with 1st Generation VLIW

- Increase in code size
  - generating enough operations in a straight-line code fragment requires ambitiously unrolling loops
  - whenever VLIW instructions are not full, unused functional units translate to wasted bits in instruction encoding
- · Operated in lock-step; no hazard detection HW
  - Assume that "compiler knows best" no hardware checking
  - a stall in any functional unit pipeline caused entire processor and all operations in the instruction to stall, since all functional units must be kept synchronized
  - Compiler might prediction function units, but caches hard to predict
- Binary code compatibility
  - Pure VLIW => different numbers of functional units and unit latencies require different versions of the code

#### Loop Unrolling in VLIW

Mem Ref 1	Mem Ref 2	FP Op 2	FP Op 2	Int op/ branch	clk
L.D F0,0(R1)	L.D F6,-8(R1)				1
L.D F10,-16(R1)	L.D F14,-24(R1)				2
L.D F18,-32(R1)	L.D F22,-40(R1)	ADD.D F4,F0,F2	ADD.D F8,F6,F2		3
L.D F26,-48(R1)		ADD.D F12,F10,F2	ADD.D F16,F14,F2		4
		ADD.D F20,F18,F2	ADD.D F24,F22,F2		5
S.D 0(R1),F4	S.D -8(R1),F8	ADD.D F28,F26,F2			6
S.D -16(R1),F12	S.D -24(R1),F16				7
S.D -32(R1),F20	S.D -40(R1),F24			DSUBUI R1,R1,#48	8
S.D -0(R1),F28				BNEZ R1,LOOP	9
Unrolled 7 ti 7 results in Average: 2	mes to avoid ( 9 clocks, or 1 5 ops per cloc	delays - more th .3 clocks per it ck, 50% efficien	nan before eration (1.8X) cy	0	o

#### Intel/HP IA-64 "Explicitly Parallel Instruction Computer (EPIC)"



- <u>IA-64</u>: instruction set architecture
- 128 64-bit integer regs + 128 82-bit floating point regs – Not separate register files per functional unit as in old VLIW
- Hardware checks dependencies (interlocks => binary compatibility over time)
- Predicated execution (select 1 out of 64 1-bit flags)
   => 40% fewer mispredictions?
- <u>Itanium</u><sup>™</sup> was first implementation (2001)
  - Highly parallel and deeply pipelined hardware at 800Mhz
  - 6-wide, 10-stage pipeline at 800Mhz on 0.18  $\mu$  process
  - First attempt, next would be better ....
- <u>Itanium 2</u><sup>™</sup> is name of 2nd implementation (2005)
  - 6-wide, 8-stage pipeline at 1666Mhz on 0.13  $\mu$  process
  - Caches: 32 KB I, 32 KB D, 128 KB L2I, 128 KB L2D, 9216 KB L3

### Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- · Increasing instruction bandwidth
- · Register Renaming vs. Reorder Buffer
- Value Prediction

9/27/10

IF BW: Return Address Predictor

- Small buffer of return addresses acts as a stack
- Caches most recent return addresses
- Call ⇒ Push a return address on stack
- Return ⇒ Pop an address off stack & predict as new PC



#### **Increasing Instruction Fetch Bandwidth**

- Predicts next address, sends it out *before* decoding instruction
- PC of branch sent to BTB
- When match is found, Predicted PC is returned
- If branch predicted taken, instruction fetch continues at Predicted PC
- Allows fetching back-to-back instructions

9/27/10

#### Branch Target Buffer (BTB)



© 2003 Elsevier Science (USA). All rights reserved



101

#### **More Instruction Fetch Bandwidth**

#### Integrated branch prediction

 branch predictor is part of instruction fetch unit and is constantly predicting branches

#### Instruction prefetch

 Instruction fetch units prefetch to deliver multiple instruct. per clock, integrating it with branch prediction

#### Instruction memory access and buffering

- Fetching multiple instructions per cycle:
  - » May require accessing multiple cache blocks (prefetch to hide cost of crossing cache blocks)
  - » Provides buffering, acting as on-demand unit to provide instructions to issue stage as needed and in quantity needed

### Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- Increasing instruction bandwidth
- · Register Renaming vs. Reorder Buffer
- Value Prediction

9/27/10

105

#### Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- Increasing instruction bandwidth
- Register Renaming vs. Reorder Buffer
- Value Prediction

# Speculation: Register Renaming vs. ROB

- Just have a larger physical set of registers combined with runtime register renaming – replace both ROB and reservation stations
- Instruction issue maps names of architectural registers to physical register numbers in extended register set
  - On issue, allocates a new unused register for the destination (which avoids WAW and WAR hazards)
  - Speculation recovery easy because a physical register holding an instruction destination does not become the architectural register until the instruction commits
- Most Out-of-Order processors today use extended registers with renaming
- Allows binary compatibility

106

#### **Value Prediction**

- Value prediction
  - Attempts to predict value produced by instruction
    - » E.g., Loads a value that changes infrequently
  - Value prediction is useful only if it significantly increases ILP
    - » Hard to get good accuracy ≈ 50%
- · Related topic is address aliasing prediction
  - Do two registers point to the same memory location
  - RAW for load and store or WAW for 2 stores
  - Address alias prediction is both more stable and simpler since need not actually predict the address values, only whether such values conflict
  - Has been used by a few processors

### (Mis) Speculation on Pentium 4

• % of micro-ops not used

