Recall from Pipelining Review

- Pipeline CPI = Ideal pipeline CPI + Structural Stalls + Data Hazard Stalls + Control Stalls
  - Ideal pipeline CPI: measure of the maximum performance attainable by the implementation
  - Structural hazards: HW cannot support this combination of instructions
  - Data hazards: Instruction depends on result of prior instruction still in the pipeline
  - Control hazards: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps)

Instruction Level Parallelism

- Instruction-Level Parallelism (ILP): overlap the execution of instructions to improve performance
- 2 approaches to exploit ILP:
  1) Dynamically - Rely on hardware to help discover and exploit the parallelism dynamically (e.g., Pentium 4, AMD Opteron, IBM Power), and
  2) Statically - Rely on software technology to find parallelism, statically at compile-time (e.g., Itanium 2)
Instruction-Level Parallelism (ILP)

- Basic Block (BB) ILP is quite small
  - BB: a straight-line code sequence with no branches in except to the entry and no branches out except at the exit
  - average dynamic branch frequency 15% to 25%
  - $\Rightarrow$ 4 to 7 instructions execute between a pair of branches
  - Plus instructions in BB likely to depend on each other

- To obtain substantial performance enhancements, we must exploit ILP across multiple basic blocks

- Simplest: loop-level parallelism to exploit parallelism among iterations of a loop. E.g.,
  for (i=1; i<=1000; i=i+1)
  $$x[i] = x[i] + y[i];$$

Loop-Level Parallelism

- Exploit loop-level parallelism to parallelism by “unrolling loop” either by
  1. dynamic via branch prediction or
  2. static via loop unrolling by compiler

- Determining instruction dependence is critical to Loop Level Parallelism

- If 2 instructions are
  - parallel, they can execute simultaneously in a pipeline of arbitrary depth without causing any stalls (assuming no structural hazards)
  - dependent, they are not parallel and must be executed in order, although they may often be partially overlapped

Data Dependence and Hazards

- Instr$_j$ is data dependent (aka true dependence) on Instr$_i$
  1. Instr$_j$ tries to read operand before Instr$_i$ writes it
     $\quad$ I: $\text{add } r1, r2, r3$  $\quad$ J: $\text{sub } r4, r1, r3$
     $\quad$ K: $\text{add } r3, r2, r1$  $\quad$ J: $\text{sub } r4, r5, r3$
  2. or Instr$_j$ is data dependent on Instr$_k$ which is dependent on Instr$_i$

- If two instructions are data dependent, they cannot execute simultaneously or be completely overlapped

- Data dependence in instruction sequence
  $\Rightarrow$ data dependence in source code $\Rightarrow$ effect of original data dependence must be preserved

- If data dependence caused a hazard in pipeline, called a Read After Write (RAW) hazard

- Dependencies are independent of the pipeline, hazards are dependent on the pipeline

ILP and Data Dependencies, Hazards

- HW/SW must preserve program order:
  - Must have same outcome as if executed sequentially as determined by the original source code
  - Dependences are a property of programs

- Presence of dependence indicates potential for a hazard, but actual hazard and length of any stall is property of the pipeline

- Importance of the data dependencies
  1) indicates the possibility of a hazard
  2) determines order in which results must be calculated
  3) sets an upper bound on how much parallelism can possibly be exploited

- HW/SW goal: exploit parallelism by preserving program order only where it affects the outcome of the program
  - As long as the results are the same, execute in any order
Name Dependence #1: Anti-dependence

- **Name dependence**: when 2 instructions use same register or memory location, called a **name**, but no flow of data between the instructions associated with that name; 2 versions of name dependence
- Bad if Instr\(_j\) writes operand **before** Instr\(_i\) reads it
  
  I: sub r4, r1, r3
  J: add r1, r2, r3
  K: mul r6, r1, r7
  
  Called an “anti-dependence” by compiler writers. This results from reuse of the name “r1”
- If anti-dependence caused a hazard in the pipeline, called a **Write After Read (WAR) hazard**

Name Dependence #2: Output dependence

- Bad if Instr\(_j\) writes operand **before** Instr\(_i\) writes it.
  
  I: sub r1, r4, r3
  J: add r1, r2, r3
  K: mul r6, r1, r7
  
  Called an “output dependence” by compiler writers. This also results from the reuse of name “r1”
- If anti-dependence caused a hazard in the pipeline, called a **Write After Write (WAW) hazard**
- Instructions involved in a name dependence can execute simultaneously if name used in instructions is changed so instructions do not conflict
  - Register renaming resolves name dependence for regs
  - Either by compiler or by HW

Control Dependencies

- Every instruction is control dependent on some set of branches, and, in general, these control dependencies must be preserved to preserve program order
  
  if p1 {
      S1;
  }
  if p2 {
      S2;
  }
  
  **S1** is control dependent on **p1**, and **S2** is control dependent on **p2** but not on **p1**.

Control Dependence Ignored

- Control dependence need not be preserved, but results must be correct
  - willing to execute instructions that should not have been executed, thereby violating the control dependences, *if* can do so without affecting correctness of the program
- Instead, 2 properties critical to program correctness are
  1) exception behavior and
  2) data flow
Exception Behavior

- Preserving exception behavior
  ⇒ any changes in instruction execution order must not change how exceptions are raised in program
  (⇒ no new exceptions)
- Example:
  - DADDU R2, R3, R4
  - BEQZ R2, L1
  - LW R1, 0 (R2)
  - L1:
    - (Assume branches not delayed)
- Problem with moving LW before BEQZ?

Data Flow

- Data flow: actual flow of data values among instructions that produce results and those that consume them
  - branches make flow dynamic, determine which instruction is supplier of data
- Example:
  - DADDU R1, R2, R3
  - BEQZ R4, L
  - DSUBU R1, R5, R6
  - L:
    - ...
  - OR R7, R1, R8
- OR depends on DADDU or DSUBU?
  Must preserve data flow on execution

Computers in the News

Who said this?

A. Jimmy Carter, 1979
B. Bill Clinton, 1996
C. Al Gore, 2000
D. George W. Bush, 2006

"Again, I'd repeat to you that if we can remain the most competitive nation in the world, it will benefit the worker here in America. People have got to understand, when we talk about spending your taxpayers' money on research and development, there is a correlating benefit, particularly to your children. See, it takes a while for some of the investments that are being made with government dollars to come to market. I don't know if people realize this, but the Internet began as the Defense Department project to improve military communications. In other words, we were trying to figure out how to better communicate, here was research money spent, and as a result of this sound investment, the Internet came to be.

The Internet has changed us. It's changed the whole world."

Outline

- ILP
- Compiler techniques to increase ILP
  - Loop Unrolling
  - Static Branch Prediction
  - Dynamic Branch Prediction
  - Overcoming Data Hazards with Dynamic Scheduling
  - Tomasulo Algorithm
Software Techniques - Loop Unrolling Example

- This code, add a scalar to a vector:
  \[
  \begin{align*}
  &\text{for } (i=1000; i>0; i=i-1) \\
  &\quad x[i] = x[i] + s;
  \end{align*}
  \]
- Assume following latencies for all examples
  - Ignore delayed branch in these examples

<table>
<thead>
<tr>
<th>Instruction producing result</th>
<th>Instruction using result</th>
<th>Latency in Cycles</th>
<th>Stalls between in cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>FP ALU op</td>
<td>Another FP ALU op</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>FP ALU op</td>
<td>Store double</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>Load double</td>
<td>FP ALU op</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Load double</td>
<td>Store double</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Integer op</td>
<td>Integer op</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>ALU op</td>
<td>Branch</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

FP Loop: Where are the Hazards?

- First translate into MIPS code:
  - To simplify, assume 8 is lowest address
  - R1 is loop counter initialized to 8000

Loop:
\[
\begin{align*}
\text{L.D} & \quad F0,0(R1) \quad ;F0=vector element \\
\text{ADD.D} & \quad F4,F0,F2 \quad ;add scalar from F2 \\
\text{S.D} & \quad 0(R1),F4 \quad ;store result \\
\text{DADDUI} & \quad R1,R1,-8 \quad ;decrement pointer 8B (DW) \\
\text{BNEZ} & \quad R1,Loop \quad ;branch R1!=zero
\end{align*}
\]

Double precision so decrement by 8 (instead of 4)

FP Loop - Where are the stalls?

<table>
<thead>
<tr>
<th>Instruction producing result</th>
<th>Instruction using result</th>
<th>Latency in cycles</th>
<th>Stalls between in cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>FP ALU op</td>
<td>Another FP ALU op</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>FP ALU op</td>
<td>Store double</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>Load double</td>
<td>FP ALU op</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ALU op</td>
<td>Branch</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Revised FP Loop Minimizing Stalls

<table>
<thead>
<tr>
<th>Instruction producing result</th>
<th>Instruction using result</th>
<th>Latency in cycles</th>
<th>Stalls between in cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>FP ALU op</td>
<td>Another FP ALU op</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>FP ALU op</td>
<td>Store double</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>Load double</td>
<td>FP ALU op</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ALU op</td>
<td>Branch</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

7 clock cycles per element: Rewrite code to minimize stalls?

Move up add to hide stall...

And remove stall

But this is hard for the compiler to do!!
Unroll Loop Four Times (straightforward way) - Loop Speedup

Unrolled Loop That Minimizes Stalls

27 clock cycles or 6.75 per element (dropped instructions, not stalls) (Assumes R1 is a multiple of 4)

Unrolled Loop Detail

• Assumption: Upper bound is known - not realistic
• Suppose it is $n$, and we would like to unroll the loop to make $k$ copies of the body
• Solution - 2 consecutive loops:
  – 1st executes $(n \mod k)$ times and has a body that is the original loop
  – 2nd is the unrolled body surrounded by an outer loop that iterates $n/k$ times
• For large values of $n$, most of the execution time will be spent in the unrolled loop

5 Loop Unrolling Decisions

• Hard for compiler - easy for humans. Compilers must be sophisticated:
  1. Is loop unrolling useful? Are iterations independent
  2. Are there enough registers? Need to avoid added data hazards by using the same registers for different computations
  3. Eliminate the extra test and branch instructions and adjust the loop termination and iteration code
  4. Determine that loads and stores from different iterations are independent
     • Memory analysis to determine that they do not refer to same address pointers make things more difficult.
  5. Schedule the code, preserving any dependences needed to yield the same result as the original code
3 Limits to Loop Unrolling - How Much Benefit Do We Get??

1. Diminishing returns as unrolling gets larger
   • How much more benefit going from 4 to 8?
   • Not much - Amdahl's Law

2. Growth in code size
   • Increase I-cache miss rate with larger loops

3. Register pressure: not enough registers for aggressive unrolling and scheduling
   • May need to store live values in memory
   • But.....Loop unrolling reduces impact of branches on pipeline; another way is branch prediction

Outline

• ILP
• Compiler techniques to increase ILP
• Loop Unrolling
• Static Branch Prediction
• Dynamic Branch Prediction
• Overcoming Data Hazards with Dynamic Scheduling
• Tomasulo Algorithm

Static Branch Prediction

• Earlier lecture showed scheduling code around delayed branch - Where do we get instructions?
• To reorder code around branches, need to predict branch statically when compile
• Simplest scheme is to predict a branch as taken
  – Average misprediction = untaken branch frequency = 34% SPEC

  • More accurate schemes use profile information

Dynamic Branch Prediction

• Better approach
  – Hard to get accurate profile for static prediction

• Why does prediction work?
  – Regularities
    » Underlying algorithm
    » Data that is being operated
  – Instruction sequence has redundancies that are artifacts of way that humans/compilers think about problems

• Is dynamic branch prediction better than static branch prediction?
  – Seems to be
  – There are a small number of important branches in programs which have dynamic behavior
Dynamic Branch Prediction

- Performance is based on a function of accuracy and cost of misprediction

- Simple scheme - Branch History Table
  - Lower bits of PC address index table of 1-bit values
  - Says whether or not branch taken last time
  - No address check, just hint
  - Problem: in a loop, 1-bit BHT will cause two mispredictions (avg is 9 iterations before exit):
    » End of loop case, when it exits instead of looping as before
    » First time through loop on next time through code, when it predicts exit instead of looping
    » Worse than always predicting taken

BHT Accuracy

- Mispredict because either:
  - Wrong guess for that branch
  - Address conflicts - got branch history of wrong branch when index the table

  - 4096 entry table:

Correlated Branch Prediction

- Idea: correlate prediction based on recent branch history of previous branches
  - record \( m \) most recently executed branches as taken or not taken, and use that pattern to select the proper \( n \)-bit branch history table

  - In general, \((m, n)\) predictor means record last \( m \) branches to select between \( 2^m \) history tables, each with \( n \)-bit counters
    - Thus, old 2-bit BHT is a \((0,2)\) predictor

  - Global Branch History: \( m \)-bit shift register keeping T/NT status of last \( m \) branches.
  - Each entry in table (branch address) has \( m \) \( n \)-bit predictors.
Correlating Branches

(3,2) predictor
- Behavior of recent branches selects between four predictions of next branch, updating just that prediction
  Branch address
  4 bits (thus 16 rows in the table)
  m = 3 decoded 8 possible global branch histories

Tournament Predictors

• Success of correlating branch prediction lead to tournament predictors
  - Multilevel branch predictor
  - Use n-bit saturating counter to choose between competing predictors - may the best predictor win

• Usual choice between global and local predictors

Accuracy of Different Schemes

4096 Entries 2-bit BHT
Unlimited Entries 2-bit BHT
1024 Entries (2,2) BHT

Pentium 4 Misprediction Rate
(per 1000 instructions, not per branch)

-6% misprediction rate per branch SPECInt
(19% of INT instructions are branch)
-2% misprediction rate per branch SPECfp
(5% of FP instructions are branch)
Branch Target Buffers (BTB)

• Branch target calculation is costly and stalls the instruction fetch.
• BTB stores PCs the same way as caches
• The PC of a branch is sent to the BTB
• When a match is found the corresponding Predicted PC is returned
• If the branch was predicted taken, instruction fetch continues at the returned predicted PC

Dynamic Branch Prediction Summary

• Prediction becoming important part of execution
• Branch History Table: 2 bits for loop accuracy
• Correlation: Recently executed branches correlated with next branch
  – Either different branches (GA)
  – Or different executions of same branches (PA)
• Tournament predictors take insight to next level, by using multiple predictors
  – usually one based on global information and one based on local information, and combining them with a selector
  – In 2006, tournament predictors using ~30K bits are in processors like the PowerS and Pentium 4

Outline

• ILP
• Compiler techniques to increase ILP
• Loop Unrolling
• Static Branch Prediction
• Dynamic Branch Prediction
• Overcoming Data Hazards with Dynamic Scheduling
• Tomasulo Algorithm
Advantages of Dynamic Scheduling

- **Dynamic scheduling** - hardware rearranges the instruction execution to reduce stalls while maintaining data flow and exception behavior.
- It handles cases when dependences unknown at compile time
  - Hide cache misses by executing other code while waiting for the miss to resolve
- No recompiling - It allows code that compiled for one pipeline to run efficiently on a different pipeline
- It simplifies the compiler
- **Hardware speculation**, a technique with significant performance advantages, builds on dynamic scheduling

### HW Schemes: Instruction Parallelism

- **Key idea**: Allow instructions behind stall to proceed
  - DIVD $F0, F2, F4$ Division is slow, addd must wait but subd doesn't have to
  - ADDD $F10, F0, F8$
  - SUBD $F12, F8, F14$
- Enables **out-of-order execution** and allows **out-of-order completion** (e.g., SUBD)
  - Issue stage in order (in-order issue)
- Three instruction phases
  - **began execution**
  - **completes execution**
  - **in execution** - between above 2 stages
- **Note**: Dynamic execution creates WAR and WAW hazards and makes exceptions harder

### Dynamic Scheduling Step 1

- Instruction Decode (ID), also called Instruction Issue
- Split the ID pipe stage of simple 5-stage pipeline into 2 stages:
  - **Issue**—Decode instructions, check for structural hazards
  - **Read operands**—Wait until no data hazards, then read operands

### A Dynamic Algorithm: Tomasulo's

- For IBM 360/91 (before caches!)
  - => Long memory latency
- **Goal**: High Performance without special compilers
  - Same code for many different models
- **BIG LIMITATION** - 4 floating point registers limited compiler ILP
  - Need more effective registers — renaming in hardware!
- Original algorithm focused on FP, but applicable to integer instructions
  - FP were slow, so wanted int instructions to go ahead
- Why Study 1966 Computer?
- The descendants of this have flourished!
  - Alpha 21264, Pentium 4, AMD Opteron, Power 5, …
**Tomasulo Algorithm**

- Control & buffers **distributed** with Function Units (FU)
  - Instead of centralized register file, shift data to a buffer at each FU
  - FU buffers called “reservation stations”; hold operands for pending operations and the instruction
- Registers in instructions (held in the buffers) replaced by actual values or a pointer to reservation stations (RS) that will eventually hold the value - called **register renaming**
  - Register file only accessed once, then wait on RS values
  - Renaming avoids WAR, WAW hazards
  - More reservation stations than registers, so can do optimizations compilers can’t

**Tomasulo Organization**

- Results go directly to FU through RS, **not through register file**, over Common Data Bus (CDB) that broadcasts results to all FU RSs
  - Avoids RAW hazards by executing an instruction only when its operands are available
  - Register file not a bottleneck
- Load and Stores treated as FUs with RSs as well

**Reservation Station Components**

- **Op**: Operation to perform in the unit (e.g., + or –)
- **Vj,Vk**: Value of Source operands
  - Store buffers has V field, result to be stored
- **Qj,Qk**: Reservation stations producing source registers (value to be written)
  - Note: Qi,Qk=0 => ready
  - Store buffers only have Qi for RS producing result
- **Busy**: Indicates reservation station or FU is busy

**Register result status**—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.
Three Stages of Tomasulo Algorithm

1. **Issue**—get instruction from FP Op Queue
   - If reservation station free (no structural hazard), control issues instr & sends operands (renames registers).
2. **Execute**—operate on operands (EX)
   - When both operands ready then execute; if not ready, watch Common Data Bus for result
3. **Write result**—finish execution (WB)
   - Write on Common Data Bus to all awaiting units; mark reservation station available

- **Example speed**
  - 2 clocks for Fl. pt. +,-; 2 for load/store; 10 for *; 40 clks for /

---

**Tomasulo Example**

**Instruction Status:**

<table>
<thead>
<tr>
<th>Inst</th>
<th>j</th>
<th>k</th>
<th>Issue</th>
<th>Comp</th>
<th>Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD</td>
<td>F6</td>
<td>34+</td>
<td>R2</td>
<td>No</td>
<td>0</td>
</tr>
<tr>
<td>LD</td>
<td>F2</td>
<td>45+</td>
<td>R3</td>
<td>No</td>
<td>0</td>
</tr>
<tr>
<td>MULTD</td>
<td>F0</td>
<td>F2</td>
<td>F4</td>
<td>No</td>
<td>0</td>
</tr>
<tr>
<td>SUBD</td>
<td>F8</td>
<td>F6</td>
<td>F2</td>
<td>No</td>
<td>0</td>
</tr>
<tr>
<td>DIVD</td>
<td>F10</td>
<td>F0</td>
<td>F6</td>
<td>No</td>
<td>0</td>
</tr>
<tr>
<td>ADDD</td>
<td>F6</td>
<td>F8</td>
<td>F2</td>
<td>No</td>
<td>0</td>
</tr>
</tbody>
</table>

**Reservation Stations:**

<table>
<thead>
<tr>
<th>Time</th>
<th>Name</th>
<th>Busy</th>
<th>OP</th>
<th>Vj</th>
<th>Vk</th>
<th>Qj</th>
<th>Qk</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Add1</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Add2</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Add3</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Mult1</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Mult2</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Register Result Status:**

| FU   | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 |
|------|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|      | F0 | F2 | F4 | F6 | F8 | F10| F12| ...| F30|

**Instruction stream**

**Tomasulo Example – Cycle 1**

**Assuming R2 = 6**

**Instruction Status:**

<table>
<thead>
<tr>
<th>Inst</th>
<th>j</th>
<th>k</th>
<th>Issue</th>
<th>Comp</th>
<th>Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD</td>
<td>F6</td>
<td>34+</td>
<td>R2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD</td>
<td>F2</td>
<td>45+</td>
<td>R3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MULTD</td>
<td>F0</td>
<td>F2</td>
<td>F4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUBD</td>
<td>F8</td>
<td>F6</td>
<td>F2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DIVD</td>
<td>F10</td>
<td>F0</td>
<td>F6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDD</td>
<td>F6</td>
<td>F8</td>
<td>F2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Reservation Stations:**

<table>
<thead>
<tr>
<th>Time</th>
<th>Name</th>
<th>Busy</th>
<th>OP</th>
<th>Vj</th>
<th>Vk</th>
<th>Qj</th>
<th>Qk</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Add1</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Add2</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Add3</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Mult1</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Mult2</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Register Result Status:**

| FU   | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 |
|------|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|      | F0 | F2 | F4 | F6 | F8 | F10| F12| ...| F30|

**Tomasulo Example – Cycle 2**

**Assuming R3 = 1**

**Instruction Status:**

<table>
<thead>
<tr>
<th>Inst</th>
<th>j</th>
<th>k</th>
<th>Issue</th>
<th>Comp</th>
<th>Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD</td>
<td>F6</td>
<td>34+</td>
<td>R2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD</td>
<td>F2</td>
<td>45+</td>
<td>R3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MULTD</td>
<td>F0</td>
<td>F2</td>
<td>F4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUBD</td>
<td>F8</td>
<td>F6</td>
<td>F2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DIVD</td>
<td>F10</td>
<td>F0</td>
<td>F6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDD</td>
<td>F6</td>
<td>F8</td>
<td>F2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Reservation Stations:**

<table>
<thead>
<tr>
<th>Time</th>
<th>Name</th>
<th>Busy</th>
<th>OP</th>
<th>Vj</th>
<th>Vk</th>
<th>Qj</th>
<th>Qk</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>Add1</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Add2</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Add3</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Mult1</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Mult2</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Register Result Status:**

| FU   | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 |
|------|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|      | F0 | F2 | F4 | F6 | F8 | F10| F12| ...| F30|

**Note:** Can have multiple loads outstanding
Tomasulo Example – Cycle 3

Assuming R3 = 1

Instruction Status:  
Inst j k Issue Comp Result  
LD F6 34+ R2 1 3 4  
LD F2 45+ R3 2 4 5  
MULTD F0 F2 F4 3  
SUBD F8 F6 F2 4  
DVD F10 F0 F6 5  
ADD D F6 F8 F2  

Reservation Stations:  
Time Name Busy OP Vj Vk Qj Qk Status  
Add1 No  
Add2 No  
Add3 No  
Mult1 Yes MULTD 2 Load2 Issue  
Mult2 No  

Register Result Status:  
FU F0 F2 F4 F6 F8 F10 F12  
Mult1 Load 2 2 Load 1  

9/27/10 Load1 completing; what is waiting for Load1?

Note: registers names are removed (“renamed”) in Reservation Stations; MULT issued

Tomasulo Example – Cycle 4

Assuming M[40] = 10

Instruction Status:  
Inst j k Issue Comp Result  
LD F6 34+ R2 1 3 4  
LD F2 45+ R3 2 4 5  
MULTD F0 F2 F4 3  
SUBD F8 F6 F2 4  
DVD F10 F0 F6 5  
ADD D F6 F8 F2  

Reservation Stations:  
Time Name Busy OP Vj Vk Qj Qk Status  
Add1 Yes SUBD 10 Load2 Issue  
Add2 No  
Add3 No  
Mult1 Yes MULTD 2 Load2 Waiting  
Mult2 No  

Register Result Status:  
FU F0 F2 F4 F6 F8 F10 F12  
Mult1 Load 2 2 10 Add1  

9/27/10 Load2 completing; what is waiting for Load2?

Tomasulo Example – Cycle 5

Assuming M[46] = 3

Instruction Status:  
Inst j k Issue Comp Result  
LD F6 34+ R2 1 3 4  
LD F2 45+ R3 2 4 5  
MULTD F0 F2 F4 3  
SUBD F8 F6 F2 4  
DVD F10 F0 F6 5  
ADD D F6 F8 F2  

Reservation Stations:  
Time Name Busy OP Vj Vk Qj Qk Status  
Add1 Yes SUBD 10 Load2 Issue  
Add2 No  
Add3 No  
Mult1 Yes MULTD 3 2 Ready  
Mult2 No  

Register Result Status:  
FU F0 F2 F4 F6 F8 F10 F12  
Add1 Add1 Add2 Add2 

9/27/10 Timer starts down for Add1, Mult1

Tomasulo Example – Cycle 6

Instruction Status:  
Inst j k Issue Comp Result  
LD F6 34+ R2 1 3 4  
LD F2 45+ R3 2 4 5  
MULTD F0 F2 F4 3  
SUBD F8 F6 F2 4  
DVD F10 F0 F6 5  
ADD D F6 F8 F2  

Reservation Stations:  
Time Name Busy OP Vj Vk Qj Qk Status  
Add1 Yes SUBD 10 3 Add1 Issue  
Add2 Yes ADDD 3 4 Add2  
Add3 No  
Mult1 Yes MULTD 3 2 Add1 Add1  
Mult2 Yes DVD 4 Add2 Add2 

Register Result Status:  
FU F0 F2 F4 F6 F8 F10 F12  
Add1 Add2 Add2 Add2 Add2 

9/27/10 Issue ADDD here despite name dependency on F6?
Tomasulo Example – Cycle 7

**Instruction Status:**

<table>
<thead>
<tr>
<th>Inst</th>
<th>j</th>
<th>k</th>
<th>Issue</th>
<th>Comp</th>
<th>Write</th>
<th>Busy</th>
<th>Address</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD</td>
<td>F6</td>
<td>34</td>
<td>R2</td>
<td>1</td>
<td>3</td>
<td>4</td>
<td>Load1</td>
<td>No</td>
</tr>
<tr>
<td>LD</td>
<td>F2</td>
<td>45</td>
<td>R3</td>
<td>2</td>
<td>4</td>
<td>5</td>
<td>Load2</td>
<td>No</td>
</tr>
<tr>
<td>MULTD</td>
<td>F0</td>
<td>F2</td>
<td>F4</td>
<td>3</td>
<td>7</td>
<td>Load3</td>
<td>No</td>
<td></td>
</tr>
<tr>
<td>SUBD</td>
<td>F8</td>
<td>F6</td>
<td>F2</td>
<td>4</td>
<td>7</td>
<td>8</td>
<td>Load4</td>
<td>No</td>
</tr>
<tr>
<td>ADDD</td>
<td>F6</td>
<td>F8</td>
<td>F2</td>
<td>5</td>
<td>7</td>
<td>8</td>
<td>Load5</td>
<td>No</td>
</tr>
</tbody>
</table>

**Reservation Stations:**

<table>
<thead>
<tr>
<th>Time</th>
<th>Name</th>
<th>Busy</th>
<th>OP</th>
<th>Vj</th>
<th>Vk</th>
<th>Qj</th>
<th>Qk</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Add1</td>
<td>Yes</td>
<td>SUBD</td>
<td>10</td>
<td>3</td>
<td>Exe2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Add2</td>
<td>Yes</td>
<td>ADDD</td>
<td>3</td>
<td>Add1</td>
<td>Waiting</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Mult1</td>
<td>Yes</td>
<td>ADDD</td>
<td>3</td>
<td>2</td>
<td>Exe2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Mult2</td>
<td>Yes</td>
<td>DIVD</td>
<td>10</td>
<td>Mult1</td>
<td>Waiting</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Register Result Status:**

| FU   | Mult1 | 3  | 2  | Add2 | Add1 | Mult2 |       |

9/27/10 • Add1 (SUBD) completing; what is waiting for it?

Tomasulo Example – Cycle 8

**Instruction Status:**

<table>
<thead>
<tr>
<th>Inst</th>
<th>j</th>
<th>k</th>
<th>Issue</th>
<th>Comp</th>
<th>Write</th>
<th>Busy</th>
<th>Address</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD</td>
<td>F6</td>
<td>34</td>
<td>R2</td>
<td>1</td>
<td>3</td>
<td>4</td>
<td>Load1</td>
<td>No</td>
</tr>
<tr>
<td>LD</td>
<td>F2</td>
<td>45</td>
<td>R3</td>
<td>2</td>
<td>4</td>
<td>5</td>
<td>Load2</td>
<td>No</td>
</tr>
<tr>
<td>MULTD</td>
<td>F0</td>
<td>F2</td>
<td>F4</td>
<td>3</td>
<td>7</td>
<td>8</td>
<td>Load3</td>
<td>No</td>
</tr>
<tr>
<td>SUBD</td>
<td>F8</td>
<td>F6</td>
<td>F2</td>
<td>4</td>
<td>7</td>
<td>8</td>
<td>Load4</td>
<td>No</td>
</tr>
<tr>
<td>ADDD</td>
<td>F6</td>
<td>F8</td>
<td>F2</td>
<td>5</td>
<td>7</td>
<td>8</td>
<td>Load5</td>
<td>No</td>
</tr>
</tbody>
</table>

**Reservation Stations:**

<table>
<thead>
<tr>
<th>Time</th>
<th>Name</th>
<th>Busy</th>
<th>OP</th>
<th>Vj</th>
<th>Vk</th>
<th>Qj</th>
<th>Qk</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Add1</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Exe1</td>
</tr>
<tr>
<td>2</td>
<td>Add2</td>
<td>Yes</td>
<td>ADDD</td>
<td>7</td>
<td>3</td>
<td>Exe1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Mult1</td>
<td>Yes</td>
<td>ADDD</td>
<td>7</td>
<td>3</td>
<td>Exe4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Mult2</td>
<td>Yes</td>
<td>ADDD</td>
<td>7</td>
<td>3</td>
<td>Exe5</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Register Result Status:**

| FU   | Mult1 | 3  | 2  | Add2 | Add1 | Mult2 |       |

9/27/10 • Add2 (ADDD) completing; what is waiting for it?
### Tomasulo Example – Cycle 11

<table>
<thead>
<tr>
<th>Instruction Status:</th>
<th>Exec</th>
<th>Write</th>
<th>Busy</th>
<th>Address</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inst</td>
<td>j</td>
<td>k</td>
<td>Issue</td>
<td>Comp</td>
<td>Result</td>
</tr>
<tr>
<td>LD</td>
<td>F6</td>
<td>34+</td>
<td>R2</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>LD</td>
<td>F2</td>
<td>45+</td>
<td>R3</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>MULTD</td>
<td>F0</td>
<td>F2</td>
<td>F4</td>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>SUBD</td>
<td>F8</td>
<td>F6</td>
<td>F2</td>
<td>4</td>
<td>7</td>
</tr>
<tr>
<td>DIVD</td>
<td>F10</td>
<td>F0</td>
<td>F6</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>ADDD</td>
<td>F6</td>
<td>F8</td>
<td>F2</td>
<td>6</td>
<td>10</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Reservation Stations:</th>
<th>S1</th>
<th>S2</th>
<th>RS</th>
<th>RS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Time</td>
<td>Name</td>
<td>Busy</td>
<td>OP</td>
<td>Vj</td>
</tr>
<tr>
<td>Add1</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add2</td>
<td>Yes</td>
<td>ADDD</td>
<td>7</td>
<td>3</td>
</tr>
<tr>
<td>Add3</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mult1</td>
<td>Yes</td>
<td>MULTD</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>Mult2</td>
<td>Yes</td>
<td>DIVD</td>
<td>10</td>
<td>Mult1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Clock</th>
<th>11</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register Result Status:</td>
<td>FU</td>
</tr>
<tr>
<td>F0</td>
<td>F2</td>
</tr>
<tr>
<td>Mult1</td>
<td>3</td>
</tr>
</tbody>
</table>

9/27/10

---

### Tomasulo Example – Cycle 12

<table>
<thead>
<tr>
<th>Instruction Status:</th>
<th>Exec</th>
<th>Write</th>
<th>Busy</th>
<th>Address</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inst</td>
<td>j</td>
<td>k</td>
<td>Issue</td>
<td>Comp</td>
<td>Result</td>
</tr>
<tr>
<td>LD</td>
<td>F6</td>
<td>34+</td>
<td>R2</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>LD</td>
<td>F2</td>
<td>45+</td>
<td>R3</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>MULTD</td>
<td>F0</td>
<td>F2</td>
<td>F4</td>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>SUBD</td>
<td>F8</td>
<td>F6</td>
<td>F2</td>
<td>4</td>
<td>7</td>
</tr>
<tr>
<td>DIVD</td>
<td>F10</td>
<td>F0</td>
<td>F6</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>ADDD</td>
<td>F6</td>
<td>F8</td>
<td>F2</td>
<td>6</td>
<td>10</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Reservation Stations:</th>
<th>S1</th>
<th>S2</th>
<th>RS</th>
<th>RS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Time</td>
<td>Name</td>
<td>Busy</td>
<td>OP</td>
<td>Vj</td>
</tr>
<tr>
<td>Add1</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add2</td>
<td>Yes</td>
<td>ADDD</td>
<td>7</td>
<td>3</td>
</tr>
<tr>
<td>Add3</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mult1</td>
<td>Yes</td>
<td>MULTD</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>Mult2</td>
<td>Yes</td>
<td>DIVD</td>
<td>10</td>
<td>Mult1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Clock</th>
<th>12</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register Result Status:</td>
<td>FU</td>
</tr>
<tr>
<td>F0</td>
<td>F2</td>
</tr>
<tr>
<td>Mult1</td>
<td>3</td>
</tr>
</tbody>
</table>

9/27/10

---

### Tomasulo Example – Cycle 13

<table>
<thead>
<tr>
<th>Instruction Status:</th>
<th>Exec</th>
<th>Write</th>
<th>Busy</th>
<th>Address</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inst</td>
<td>j</td>
<td>k</td>
<td>Issue</td>
<td>Comp</td>
<td>Result</td>
</tr>
<tr>
<td>LD</td>
<td>F6</td>
<td>34+</td>
<td>R2</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>LD</td>
<td>F2</td>
<td>45+</td>
<td>R3</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>MULTD</td>
<td>F0</td>
<td>F2</td>
<td>F4</td>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>SUBD</td>
<td>F8</td>
<td>F6</td>
<td>F2</td>
<td>4</td>
<td>7</td>
</tr>
<tr>
<td>DIVD</td>
<td>F10</td>
<td>F0</td>
<td>F6</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>ADDD</td>
<td>F6</td>
<td>F8</td>
<td>F2</td>
<td>6</td>
<td>10</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Reservation Stations:</th>
<th>S1</th>
<th>S2</th>
<th>RS</th>
<th>RS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Time</td>
<td>Name</td>
<td>Busy</td>
<td>OP</td>
<td>Vj</td>
</tr>
<tr>
<td>Add1</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add2</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add3</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mult1</td>
<td>Yes</td>
<td>MULTD</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>Mult2</td>
<td>Yes</td>
<td>DIVD</td>
<td>10</td>
<td>Mult1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Clock</th>
<th>13</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register Result Status:</td>
<td>FU</td>
</tr>
<tr>
<td>F0</td>
<td>F2</td>
</tr>
<tr>
<td>Mult1</td>
<td>3</td>
</tr>
</tbody>
</table>

9/27/10

---

### Tomasulo Example – Cycle 14

<table>
<thead>
<tr>
<th>Instruction Status:</th>
<th>Exec</th>
<th>Write</th>
<th>Busy</th>
<th>Address</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inst</td>
<td>j</td>
<td>k</td>
<td>Issue</td>
<td>Comp</td>
<td>Result</td>
</tr>
<tr>
<td>LD</td>
<td>F6</td>
<td>34+</td>
<td>R2</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>LD</td>
<td>F2</td>
<td>45+</td>
<td>R3</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>MULTD</td>
<td>F0</td>
<td>F2</td>
<td>F4</td>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>SUBD</td>
<td>F8</td>
<td>F6</td>
<td>F2</td>
<td>4</td>
<td>7</td>
</tr>
<tr>
<td>DIVD</td>
<td>F10</td>
<td>F0</td>
<td>F6</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>ADDD</td>
<td>F6</td>
<td>F8</td>
<td>F2</td>
<td>6</td>
<td>10</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Reservation Stations:</th>
<th>S1</th>
<th>S2</th>
<th>RS</th>
<th>RS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Time</td>
<td>Name</td>
<td>Busy</td>
<td>OP</td>
<td>Vj</td>
</tr>
<tr>
<td>Add1</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add2</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add3</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mult1</td>
<td>Yes</td>
<td>MULTD</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>Mult2</td>
<td>Yes</td>
<td>DIVD</td>
<td>10</td>
<td>Mult1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Clock</th>
<th>14</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register Result Status:</td>
<td>FU</td>
</tr>
<tr>
<td>F0</td>
<td>F2</td>
</tr>
<tr>
<td>Mult1</td>
<td>3</td>
</tr>
</tbody>
</table>
Tomasulo Example – Cycle 15

**Instruction Status:**

<table>
<thead>
<tr>
<th>Inst</th>
<th>j</th>
<th>k</th>
<th>Issue</th>
<th>Comp</th>
<th>Result</th>
<th>Busy</th>
<th>Address</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD</td>
<td>F6</td>
<td>34+</td>
<td>R2</td>
<td>1</td>
<td>3</td>
<td>4</td>
<td>Load1</td>
<td>No</td>
</tr>
<tr>
<td>LD</td>
<td>F2</td>
<td>45+</td>
<td>R3</td>
<td>2</td>
<td>4</td>
<td>5</td>
<td>Load2</td>
<td>No</td>
</tr>
<tr>
<td>MULTD</td>
<td>F6</td>
<td>F2</td>
<td>F4</td>
<td>3</td>
<td>15</td>
<td></td>
<td>Load3</td>
<td>No</td>
</tr>
<tr>
<td>SUBD</td>
<td>F8</td>
<td>F6</td>
<td>F2</td>
<td>4</td>
<td>7</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DIVD</td>
<td>F10</td>
<td>F0</td>
<td>F6</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDD</td>
<td>F6</td>
<td>F8</td>
<td>F2</td>
<td>6</td>
<td>10</td>
<td>11</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Reservation Stations:**

<table>
<thead>
<tr>
<th>Time</th>
<th>Name</th>
<th>Busy</th>
<th>OP</th>
<th>Vj</th>
<th>Vk</th>
<th>Qj</th>
<th>Qk</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add1</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add2</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add3</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mult1</td>
<td>Yes</td>
<td>MULTD</td>
<td>3</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td>Exec10</td>
</tr>
<tr>
<td>Mult2</td>
<td>Yes</td>
<td>DIVD</td>
<td>10</td>
<td>Mult1</td>
<td></td>
<td></td>
<td></td>
<td>Waiting</td>
</tr>
</tbody>
</table>

**Register Result Status:**

- Clock 15
  - FU: Mult1 3 2 10 7 Mult2

9/27/10  Mult1 (MULTD) completing; what is waiting for it?

Faster than light computation
(skip a couple of cycles)
Tomasulo Example – Cycle 56

<table>
<thead>
<tr>
<th>Instruction Status:</th>
<th>Exec</th>
<th>Write</th>
<th>Busy</th>
<th>Address</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inst j k</td>
<td>Issue Comp Result</td>
<td>Load1</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD F6 34+ R2</td>
<td>1 3 4</td>
<td>Load2</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD F2 45+ R3</td>
<td>2 4 5</td>
<td>Load3</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MULTD F0 F2 F4</td>
<td>3 15 16</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUBD F8 F6 F2</td>
<td>4 7 8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DIVD F10 F0 F6</td>
<td>5 56</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDD F6 F8 F2</td>
<td>6 10 11</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Reservation Stations:

- S1 S2 RS RS

- Time Name Busy OP Vj Vk Qj Qk Status
- Add1 No
- Add2 No
- Add3 No
- Mul1 No
- Mul2 Yes DIVD 6 10 Exe40

Register Result Status:

- FU 6 3 2 10 7 Mul2

9/27/10

Why can Tomasulo overlap iterations of loops?

- Register renaming
  - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).

- Reservation stations
  - Permit instruction issue to advance past integer control flow operations
  - Also buffer old values of registers - totally avoiding the WAR stall

- Other perspective: Tomasulo building data flow dependency graph on the fly

Tomasulo Example – Cycle 57

<table>
<thead>
<tr>
<th>Instruction Status:</th>
<th>Exec</th>
<th>Write</th>
<th>Busy</th>
<th>Address</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inst j k</td>
<td>Issue Comp Result</td>
<td>Load1</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD F6 34+ R2</td>
<td>1 3 4</td>
<td>Load2</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD F2 45+ R3</td>
<td>2 4 5</td>
<td>Load3</td>
<td>No</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MULTD F0 F2 F4</td>
<td>3 15 16</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUBD F8 F6 F2</td>
<td>4 7 8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DIVD F10 F0 F6</td>
<td>5 56</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDD F6 F8 F2</td>
<td>6 10 11</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Reservation Stations:

- S1 S2 RS RS

- Time Name Busy OP Vj Vk Qj Qk Status
- Add1 No
- Add2 No
- Add3 No
- Mul1 No
- Mul2 Yes DIVD 6 10 Commit

Register Result Status:

- FU 6 3 2 10 7 0.6

9/27/10

Tomasulo’s scheme offers 2 major advantages

1. Distribution of the hazard detection logic
   - distributed reservation stations and the CDB
   - Simultaneous instruction release - If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB
   - Don’t have to wait on centralized register file
     » the units would have to read their results from the registers when register buses are available

2. Elimination of stalls for WAW and WAR hazards

• Once again: In-order issue, out-of-order execution and out-of-order completion.
Tomasulo Drawbacks

- Many associative stores (CDB) at high speed
- Performance limited by Common Data Bus
  - Each CDB must go to multiple functional units
    ⇒ high capacitance, high wiring density
  - Number of functional units that can complete per cycle limited to one!
    » Multiple CDBs ⇒ more FU logic for parallel assoc stores
- Non-precise interrupts!
  - We will address this later

Speculation to greater ILP

- How do we get greater ILP:
  - Overcome control dependence by hw speculating outcome of branches
    » Execute program as if guesses were correct
  - 2 methods:
    » Dynamic scheduling ⇒ only fetches and issues instructions
    » Speculation ⇒ fetch, issue, and execute instructions as if branch predictions were always correct
- Essentially a data flow execution model:
  Operations execute as soon as their operands are available

Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- Increasing instruction bandwidth
- Register Renaming vs. Reorder Buffer
- Value Prediction

Speculation to greater ILP

- What do we need?
  - 3 components of HW-based speculation:
    1. Dynamic branch prediction to choose which instructions to execute
    2. Speculation to allow execution of instructions before control dependences are resolved
       + ability to undo effects of incorrectly speculated sequence
    3. Dynamic scheduling to deal with scheduling of different combinations of basic blocks
Outline

• Speculation
  • Adding Speculation to Tomasulo
  • Exceptions
  • VLIW
  • Increasing instruction bandwidth
  • Register Renaming vs. Reorder Buffer
  • Value Prediction

Adding Speculation to Tomasulo

• Separate execution from finishing
  – This additional step called *instruction commit*
• Update register file/memory only when instruction is no longer speculative
• Additional requirements - *reorder buffer* (ROB)
  – Set of buffers to hold results of instructions that have finished execution but have not committed
  – Also used to pass results among instructions that may be speculated

Reorder Buffer (ROB)

• In Tomasulo’s algorithm, results are written to the register file after an instruction is finished
• With speculation, the register file is not updated until the instruction commits
  – (we know definitively that the instruction should execute)
• But instruction cannot commit until it is no longer speculative
• ROB stores results while instruction is still speculative
  – Like reservation stations, ROB is a source of operands
  – ROB extends architectural registers like RS

Reorder Buffer Entry

• ROB contains four fields:
  1. Instruction type
    • a branch (has no destination result), a store (has a memory address destination), or a register operation (ALU operation or load, which has register destinations)
  2. Destination
    • Register number (for loads and ALU operations) or memory address (for stores) where the instruction result should be written
  3. Value
    • Value of instruction result until the instruction commits
  4. Ready
    • Indicates that instruction has completed execution, and the value is ready
**Reorder Buffer operation**

- Holds instructions in FIFO order, exactly as issued
  - Must have notion of time for in-order commit
- When instructions complete, results placed into ROB
  - Supplies operands ↔ more registers like RS
  - Waiting operands tagged with ROB buffer number instead of RS
- Instructions commit ⇒ values at head of ROB placed in registers
- As a result, easy to undo speculated instructions on mispredicted branches or on exceptions

**Recall: 4 Steps of Speculative Tomasulo Algorithm**

1. **Issue**—get instruction from FP Op Queue
   - If reservation station and reorder buffer slot free, issue instr & send operands & reorder buffer no. for destination (this stage sometimes called “dispatch”)
2. **Execution**—operate on operands (EX)
   - When both operands ready then execute; if not ready, watch CDB for result; when both in reservation station, execute; checks RAW (sometimes called “issue”)
3. **Write result**—finish execution (WB)
   - Write on Common Data Bus to all awaiting FUs & reorder buffer; mark reservation station available.
4. **Commit**—update register with reorder result
   - When instr. at head of reorder buffer & result present, update register with result (or store to memory) and remove instr from reorder buffer. Mispredicted branch flushes reorder buffer (sometimes called “graduation”)

**Tomasulo With Reorder buffer:**

```
<table>
<thead>
<tr>
<th>FP Op Queue</th>
<th>Reorder Buffer</th>
<th>FP Regs</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>ROB7</td>
<td>ROB6</td>
</tr>
<tr>
<td></td>
<td>ROB5</td>
<td>ROB4</td>
</tr>
<tr>
<td></td>
<td>ROB3</td>
<td>ROB2</td>
</tr>
<tr>
<td></td>
<td>ROB1</td>
<td></td>
</tr>
<tr>
<td>F0</td>
<td>LD F0,10(R2)</td>
<td>N</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dest</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dest</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dest</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dest</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dest</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dest</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dest</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dest</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dest</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```
### Tomasulo Algorithm with Reorder Buffer

#### Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Destination(s)</th>
<th>Source(s)</th>
<th>Result(s)</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDD R(F4), ROB1</td>
<td>2</td>
<td>ROB1</td>
<td>F0 + F4</td>
<td>Y</td>
</tr>
<tr>
<td>ADDD M[0+R3], R(F6)</td>
<td>5</td>
<td>ROB5</td>
<td>F0 + F6</td>
<td>Y</td>
</tr>
<tr>
<td>LD F4, 0(R3)</td>
<td>F4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BNE F2, &lt;…&gt;</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DIVD F2, F10, F6</td>
<td>F2</td>
<td>ROB3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDD F10, F4, F0</td>
<td>F10</td>
<td>ROB2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD F0, 10(R2)</td>
<td>F0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DIVD F2, F10, F6</td>
<td>F2</td>
<td>ROB3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDD F10, F4, F0</td>
<td>F10</td>
<td>ROB2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD F0, 10(R2)</td>
<td>F0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DIVD F2, F10, F6</td>
<td>F2</td>
<td>ROB3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDD F10, F4, F0</td>
<td>F10</td>
<td>ROB2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD F0, 10(R2)</td>
<td>F0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DIVD F2, F10, F6</td>
<td>F2</td>
<td>ROB3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDD F10, F4, F0</td>
<td>F10</td>
<td>ROB2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD F0, 10(R2)</td>
<td>F0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DIVD F2, F10, F6</td>
<td>F2</td>
<td>ROB3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDD F10, F4, F0</td>
<td>F10</td>
<td>ROB2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD F0, 10(R2)</td>
<td>F0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Registers

- **F0**: ADDD F0, F4, F6
- **F4**: LD F4, 0(R3)
- **F6**: DIVD F2, F10, F6
- **ROB1**: ADDD R(F4), ROB1
- **ROB2**: ADDD ROB5, R(F6)
- **ROB3**: DIVD F2, F10, F6

#### Reorder Buffer

- **ROB1**: ADDD R(F4), ROB1
- **ROB2**: ADDD ROB5, R(F6)
- **ROB3**: DIVD F2, F10, F6
- **ROB4**: ADDD M[0+R3], ROB5
- **ROB5**: DIVD ROB2, R(F6)
- **ROB6**: ADDD M[0+R3], ROB5
- **ROB7**: ST 0(R3), F4

#### FP Queues

- **FP Queue**: ADDD R(F4), ROB1
- **FP Queue**: ADDD M[0+R3], ROB5
- **FP Queue**: ST 0(R3), F4

#### Out-of-Order Execution

- Instruction ADDD F0, F4, F6 has been executed out-of-order.
Avoiding Memory Hazards

- How does hardware handle out-of-order memory accesses?
  - WAW and WAR hazards through memory are eliminated with speculation because actual updating of memory occurs in order, when a store is at head of the ROB, and hence, no earlier loads or stores can still be pending.
  - Problem only if we commit out-of-order so we commit sequentially.
- RAW hazards through memory are maintained by two restrictions:
  1. Not allowing a load to initiate the second step of its execution if any active ROB entry occupied by a store has a Destination field that matches the value of the A field of the load, and
  2. Maintaining the program order for the computation of an effective address of a load with respect to all earlier stores.
- These restrictions ensure that any load that accesses a memory location written to by an earlier store cannot perform the memory access until the store has written the data.

Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- Increasing instruction bandwidth
- Register Renaming vs. Reorder Buffer
- Value Prediction
Exceptions and Interrupts

- IBM 360/91 invented “imprecise interrupts”
  - Just a guess
  - Computer stopped at this PC; it’s likely close to this address
  - Due to out-of-order commit
  - Not so popular with programmers - hard to find bugs
  - Bad for page faults, which instruction caused it

- Technique for both precise interrupts/exceptions and speculation: in-order completion and in-order commit
  - If we speculate and are wrong, need to back up and restart execution to point at which we predicted incorrectly
  - Branch speculation is the same as precise exceptions

- Only recognize exception when ROB is ready to commit
  - If a speculated instruction raises an exception, the exception is recorded in the ROB
  - This is why reorder buffers in all new processors

Getting CPI below 1

- CPI ≥ 1 if issue only 1 instruction every clock cycle
- How do we get CPI <= 1?
  - Multiple-issue processors come in 3 flavors:
    1. Compiler - statically-scheduled superscalar processors
       • use in-order execution if they are statically scheduled
    2. Runtime - dynamically-scheduled superscalar processors
       • out-of-order execution if they are dynamically scheduled
    3. Compiler - VLIW (very long instruction word) processors
       • VLIW processors, in contrast, issue a fixed number of instructions formatted either as one large instruction or as a fixed instruction packet with the parallelism among instructions explicitly indicated by the instruction (Intel/HP Itanium)

VLIW: Very Large Instruction Word

- Each “instruction” has explicit coding for multiple operations
  - In IA-64, grouping called a “packet”
  - In Transmeta, grouping called a “molecule” (with “atoms” as ops)
- Tradeoff instruction space for simple decoding
  - Fixed size instruction like in RISC
    » The long instruction word has room for many operations
  - All operations in each instruction execute in parallel
  - E.g., 2 integer operations, 2 FP ops, 2 Memory refs, 1 branch
    » 16 to 24 bits per field => 7*16 or 112 bits to 7*24 or 168 bits wide
  - Need compiling technique that schedules across several branches
  - Assume compiler can figure out the parallelism and assume that it is correct - no hardware checks
Recall: Unrolled Loop that Minimizes Stalls for Scalar

1 Loop:

1. \( \text{L.D} \) F0,0(R1)  
2. \( \text{L.D} \) F6,-8(R1)  
3. \( \text{L.D} \) F10,-16(R1)  
4. \( \text{L.D} \) F14,-24(R1)  
5. \( \text{ADD.D} \) F4,F0,F2  
6. \( \text{ADD.D} \) F8,F6,F2  
7. \( \text{ADD.D} \) F12,F10,F2  
8. \( \text{ADD.D} \) F16,F14,F2  
9. \( \text{S.D} \) 0(R1),F4  
10. \( \text{S.D} \) -8(R1),F8  
11. \( \text{S.D} \) -16(R1),F12  
12. \( \text{DSUBUI} \) R1,R1,#32  
13. \( \text{BNEZ} \) R1,LOOP  
14. \( \text{S.D} \) 8(R1),F16; \( 8-32 = -24 \)

L to ADD D: 1 Cycle  
ADD.D to S.D: 2 Cycles

14 clock cycles, or 3.5 per iteration

Loop Unrolling in VLIW

Mem Ref 1 | Mem Ref 2 | FP Op 2 | FP Op 2 | Int op/branch | clk
--- | --- | --- | --- | --- | ---
L.D F0,(R1) | L.D F6,(R1) | ADD.D F4,F0,F2 | ADD.D F8,F6,F2 | 1 | 1
L.D F10,-16(R1) | L.D F14,-24(R1) | ADD.D F12,F10,F2 | ADD.D F16,F14,F2 | 2 | 2
L.D F18,-32(R1) | L.D F22,-40(R1) | ADD.D F20,F18,F2 | ADD.D F24,F22,F2 | 3 | 3
ADD.D F4,F0,F2 | ADD.D F12,F10,F2 | ADD.D F20,F18,F2 | ADD.D F24,F22,F2 | 4 | 4
ADD.D F8,F6,F2 | ADD.D F16,F14,F2 | ADD.D F28,F26,F2 | 5 | 5
ADD.D F12,F10,F2 | ADD.D F26,F24,F2 | ADD.D F32,F30,F3 | 6 | 6
ADD.D F16,F14,F2 | ADD.D F34,F32,F3 | ADD.D F36,F34,F3 | 7 | 7
S.D 0(R1),F4 | S.D -8(R1),F8 | S.D -16(R1),F12 | DSUBUI R1,R1,#48 | 8 | 8
S.D -16(R1),F12 | S.D -24(R1),F16 | S.D -32(R1),F20 | 9 | 9
S.D -32(R1),F20 | S.D -40(R1),F24 | S.D -48(R1),F28 | 10 | 10
ADD.D F28,F26,F2 | ADD.D F30,F28,F2 | ADD.D F32,F30,F3 | 11 | 11
ADD.D F26,F24,F2 | ADD.D F34,F32,F3 | ADD.D F36,F34,F3 | 12 | 12
ADD.D F24,F22,F2 | ADD.D F30,F28,F2 | ADD.D F32,F30,F3 | 13 | 13
ADD.D F22,F20,F2 | ADD.D F28,F26,F2 | ADD.D F30,F28,F2 | 14 | 14

Unrolled 7 times to avoid delays - more than before 7 results in 9 clocks, or 1.3 clocks per iteration (1.8X)
Average: 2.5 ops per clock, 50% efficiency
Note: Need more registers in VLIW (15 vs. 6 in SS)

Problems with 1st Generation VLIW

- Increase in code size
  - generating enough operations in a straight-line code fragment requires ambitiously unrolling loops
  - whenever VLIW instructions are not full, unused functional units translate to wasted bits in instruction encoding
- Operated in lock-step; no hazard detection HW
  - Assume that “compiler knows best” - no hardware checking
  - a stall in any functional unit pipeline caused entire processor and all operations in the instruction to stall, since all functional units must be kept synchronized
  - Compiler might prediction function units, but caches hard to predict
- Binary code compatibility
  - Pure VLIW => different numbers of functional units and unit latencies require different versions of the code

Intel/HP IA-64 “Explicitly Parallel Instruction Computer (EPIC)”

- **IA-64**: instruction set architecture
- 128 64-bit integer regs + 128 82-bit floating point regs
  - Not separate register files per functional unit as in old VLIW
- Hardware checks dependencies (interlocks => binary compatibility over time)
- Predicated execution (select 1 out of 64 1-bit flags) => 40% fewer mispredictions?
- **Itanium™** was first implementation (2001)
  - Highly parallel and deeply pipelined hardware at 800Mhz
  - 6-wide, 10-stage pipeline at 800Mhz on 0.18 μ process
  - First attempt, next would be better....
- **Itanium 2™** is name of 2nd implementation (2005)
  - 6-wide, 8-stage pipeline at 1666Mhz on 0.13 μ process
  - Caches: 32 KB I, 32 KB D, 128 KB L2I, 128 KB L2D, 9216 KB L3
Outline

- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- Increasing instruction bandwidth
- Register Renaming vs. Reorder Buffer
- Value Prediction

Increasing Instruction Fetch Bandwidth

- Predicts next address, sends it out before decoding instruction
- PC of branch sent to BTB
- When match is found, Predicted PC is returned
- If branch predicted taken, instruction fetch continues at Predicted PC
- Allows fetching back-to-back instructions

IF BW: Return Address Predictor

- Small buffer of return addresses acts as a stack
- Caches most recent return addresses
- Call ⇒ Push a return address on stack
- Return ⇒ Pop an address off stack & predict as new PC

More Instruction Fetch Bandwidth

- Integrated branch prediction
  - branch predictor is part of instruction fetch unit and is constantly predicting branches
- Instruction prefetch
  - Instruction fetch units prefetch to deliver multiple instructions per clock, integrating it with branch prediction
- Instruction memory access and buffering
  - Fetching multiple instructions per cycle:
    » May require accessing multiple cache blocks (prefetch to hide cost of crossing cache blocks)
    » Provides buffering, acting as on-demand unit to provide instructions to issue stage as needed
Outline
- Speculation
- Adding Speculation to Tomasulo
- Exceptions
- VLIW
- Increasing instruction bandwidth
- Register Renaming vs. Reorder Buffer
- Value Prediction

Speculation: Register Renaming vs. ROB
- Just have a larger physical set of registers combined with runtime register renaming
  - replace both ROB and reservation stations
- Instruction issue maps names of architectural registers to physical register numbers in extended register set
  - On issue, allocates a new unused register for the destination (which avoids WAW and WAR hazards)
  - Speculation recovery easy because a physical register holding an instruction destination does not become the architectural register until the instruction commits
- Most Out-of-Order processors today use extended registers with renaming
- Allows binary compatibility

Value Prediction
- Value prediction
  - Attempts to predict value produced by instruction
    - E.g., Loads a value that changes infrequently
  - Value prediction is useful only if it significantly increases ILP
    - Hard to get good accuracy ≈ 50%
- Related topic is address aliasing prediction
  - Do two registers point to the same memory location
  - RAW for load and store or WAW for 2 stores
  - Address alias prediction is both more stable and simpler since need not actually predict the address values, only whether such values conflict
  - Has been used by a few processors
(Mis) Speculation on Pentium 4

- % of micro-ops not used

![Bar chart showing % of micro-ops not used for Integer and Floating Point operations.](chart.png)