

EEL 5764: Graduate Computer Architecture

Appendix C – Memory Hierarchy

Review

Ann Gordon-Ross Electrical and Computer Engineering University of Florida

http://www.ann.ece.ufl.edu/

These slides are provided by: David Patterson Electrical Engineering and Computer Sciences, University of California, Berkeley Modifications/additions have been made from the originals

Since 1980, CPU has outpaced DRAM ... 🥨





Levels of the Memory Hierarchy





Memory Hierarchy: Apple iMac G5

Managed by compiler		Managed by hardware			Managed by OS, hardware, application		
07	Reg	L1 Inst	L1 Data	L2	DRAM	Disk	
Size	1K	64K	32K	512K	256M	80G	
Latency Cycles, Time	1, 0.6 ns	3, 1.9 ns	3, 1.9 ns	11, 6.9 ns	88, 55 ns	10 ⁷ , 12 ms	iMac G 1.6 GHz

Goal: Illusion of large, fast, cheap memory

Let programs address a memory space that scales to the disk size, at a speed that is usually as fast as register access



7

Memory Address (one dot per access)

iMac's PowerPC 970: All caches on-chip



The Principle of Locality

- The Principle of Locality:
 - Program access a relatively small portion of the address space at any instant of time.
- Two Different Types of Locality:
 - <u>Temporal Locality</u> (Locality in Time): If an item is referenced, it will tend to be referenced again soon (e.g., loops, reuse)
 - <u>Spatial Locality</u> (Locality in Space): If an item is referenced, items whose addresses are close by tend to be referenced soon (e.g., straightline code, array access)
- Last 15 years, HW relied on locality for speed

It is a property of programs which is exploited in machine design.

Programs with locality cache well ...



Donald J. Hatfield, Jeanette Gerald: Program Restructuring for Virtual Memory. IBM Systems Journal 10(3): 168-192 (1971)

Memory Hierarchy: Terminology



- Hit: data appears in some block in the upper level (example: Block X)
 - Hit Rate: the fraction of memory access found in the upper level
 - Hit Time: Time to access the upper level which consists of RAM access time + Time to determine hit/miss
- Miss: data needs to be retrieve from a block in the lower level (Block Y)
 - Miss Rate = 1 (Hit Rate)
 - Miss Penalty: Time to replace a block in the upper level + Time to deliver the block the processor
- Hit Time << Miss Penalty (500 instructions)
 - May be better to recalculate results instead of refetching



4 Questions for Memory Hierarchy

- Q1: Where can a block be placed in the upper level? (Block placement)
- Q2: How is a block found if it is in the upper level? (Block identification)
- Q3: Which block should be replaced on a miss? (Block replacement)
- Q4: What happens on a write? (Write strategy)



- Hit rate: fraction found in that level
 - So high that usually talk about Miss rate
 - Miss rate fallacy: as MIPS to CPU performance, miss rate to average memory access time in memory
- Average memory-access time

 Hit time + Miss rate x Miss penalty (ns or clocks)
- Miss penalty: time to replace a block from lower level, including time to replace in CPU
 - access time: time to lower level
 - = f(latency to lower level)
 - transfer time: time to transfer block
 =f(BW between upper & lower levels)

9/13/10

Q1: Where can a block be placed in the upper level?

- Remember, cache is a subset of main memory, so multiple main memory blocks will map the the same cache block
 - Fully associative, direct mapped, 2-way set associative
 - Set Associative Mapping = Block Number Modulo Number Sets





10

9

Q2: How is a block found if it is in the upper level?



- Tag on each block
 - No need to check index or block offset
- Increasing associativity shrinks index, expands tag

Block Address	Block	
Tag	Index	Offset

9/13/10



13

Q4: What happens on a write?

	Write-Through	Write-Back	
Policy	Data written to cache block	Write data only to the cache	
Policy	also written to lower -level memory	Update lower level when a block falls out of the cache	
Debug	Easy	Hard	
Do read misses produce writes?	No	Yes	
Do repeated writes make it to lower level?	Yes	No	

Additional option -- let writes to an un-cached address allocate a new cache line ("write-allocate").

Q3: Which block should be replaced on a miss?

- Easy for Direct Mapped
- Set Associative or Fully Associative:
 - Random
 - LRU (Least Recently Used)

» But more complex as associativity grows

Assoc	2-way		4-way		8-way	
Size	LRU	Ran	LRU	Ran	LRU	Ran
16 KB	5.2%	5.7%	4.7%	5.3%	4.4%	5.0%
64 KB	1.9%	2.0%	1.5%	1.7%	1.4%	1.5%
256 KB	1.15%	1.17%	1.13%	1.13%	1.12%	1.12%

9/13/10	

14

Write Buffers for Write-Through Caches



Holds data awaiting write-through to lower level memory

Q. Why a write buffer?

Q. Why a buffer, why not just one register ?

Q. Are Read After Write (RAW) hazards an issue for write buffer? A. So CPU doesn't stall

A. Bursts of writes are common.

A. Yes! Drain buffer before next read, or send read 1st after check write buffers.



5 Basic Cache Optimizations

- Reducing Miss Rate
- 1. Larger Block size (compulsory misses)
- 2. Larger Cache size (capacity misses)
- 3. Higher Associativity (conflict misses)
- Reducing Miss Penalty
- 4. Multilevel Caches
- · Reducing hit time

9/13/10

- 5. Giving Reads Priority over Writes
 - E.g., Read complete before earlier writes in write buffer

Outline

- Memory hierarchy
- Locality
- Cache design
- Virtual address spaces
- Page table layout
- TLB design options

17	9/13/10	

The Limits of Physical Addressing





All programs share one address space: The physical address space

Machine language programs must be aware of the machine organization

No way to prevent a program from accessing any machine resource

Solution: Add a Layer of Indirection



User programs run in an standardized virtual address space

Address Translation hardware managed by the operating system (OS) maps virtual address to physical memory

Hardware supports "modern" OS features: Protection, Translation, Sharing



18

Three Advantages of Virtual Memory



• Translation:

- Program can be given consistent view of memory, even though physical memory is scrambled
- Makes multithreading reasonable (now used a lot!)
- Only the most important part of program ("Working Set") must be in physical memory.
- Contiguous structures (like stacks) use only as much physical memory as necessary yet still grow later.

• **Protection**:

- Different processes protected from each other.
- Different pages can be given special behavior
 - » (Read Only, Invisible to user programs, etc).
- Kernel data protected from User programs
- Very important for protection from malicious programs

• Sharing:

 Can map same physical page to multiple users ("Shared memory")

9/13/10





A valid page table entry *translates* virtual addresses to physical memory "frame" addresses for the page

Page tables may not fit in memory!



4KB



Two-level Page Tables Save space if pages tables are too big 32 bit virtual address 31 22 21 12 11 0 P1 index P2 index Page Offset Top-level table wired in main memory Subset of 1024 second-level tables in main memory; rest are on disk or unallocated

Details of Page Table



 Page table maps virtual page numbers to physical frames ("PTE" = Page Table Entry)

21

VM and Disk: Page replacement policy



MIPS Address Translation: How does it work?



Translation Look-Aside Buffer (TLB) A small fully-associative cache of mappings from virtual to physical addresses

TLB also contains protection bits for virtual address

Fast common case: Virtual address is in TLB, process has permission to read/write it.

