## EEL 5764: Graduate Computer Architecture

## Introduction

Ch 1 - Fundamentals of Computer Design

Ann Gordon-Ross<br>Electrical and Computer Engineering<br>University of Florida<br>http://www.ann.ece.ufl.edu/<br>These slides are provided by:<br>David Patterson<br>Electrical Engineering and Computer Sciences, University of California, Berkeley Modifications/additions have been made from the originals

## Course Information

## - Prerequisites

- Basic UNIX/LINUX OS and compiler knowledge
- High-level languages and data structures
- Programming experience with C and/or C++
» Extent required depends on project that you choose
- Assembly language
- Academic Integrity and Collaboration Policy
- Homework/Project
» Individual or groups of 2 or 3
» One homework/project submission per group
- General
» Must do original work (no use of web material, even if sited)
- Severe consequences!


## - Reading

8/31/1- Textbook, technical research papers

EEL 5764
Instructor: Ann Gordon-Ross
Office: 221 Larsen Hall, ann@ece.ufl.edu
Office Hours: TBA
Answer questions between periods on Tuesdays
Different classrooms - Tuesday NEB 201
Thursday NEB 102
Text: Computer Architecture: A Quantitative Approach, $4^{\text {th }}$ Edition (Oct, 2006)
Web page:
linked from http://www.ann.ece.ufl.edu/
Sakai - lecture videos, project/homework turn in

## Communication

Discussion groups on Sakai
TA - Zubin Kumar (zubinkumar@ufl.edu)
When sending email, include [EEL5764] in the subject line.

8/31/10

## Course Project - Overview

- Open ended computer architecture-based project
- Topic of your choice
- Learn first steps of research and tool usage
- Read scholarly articles to get ideas
» In computer science and engineering based fields, conferences are MORE IMPORTANT than journals
" Survey of topic, what has been done, what needs to be done
» Textbook contains many references to top papers - Tools
» Use existing tool - always try this option first!
» Create custom tool
- Team effort
- Individually or in groups of 2 or 3

8/31/10
5

## Course Project - Tool Set

- Implement using Simplescalar
- Extensively used architectural simulator for over a decade
- Many versions (e.g., sim-cache, sim-cheetah, sim-fast, etc.), must use sim-outoforder
- Very little information provided on course webpage
- Plethora of information available via Google - Learn how to teach yourself!
- Linux based, can run over Cygwin or virtual machine
- Steps:
» Read documentation
» Install tool suite, execute sample benchmarks
» Install cross compiler, compile benchmarks
- Simplescalar not originally for multi-core
- Multi-core version out there
- Other simulators available
- Can get permission to use other simulator, must ask me first


## Course Project - Components

## - Four graded components:

- Group member selection - Tuesday, Sept 7 @ 5pm (5\%)
» Can't change once selected
" Group size does not affect work expectations or grading
- Project proposal - Tuesday, Sept 28 @ 5pm (20\%)
- Status update - Tuesday, Nov 2 @ 5pm (5\%)
" With $\log$ files
- Final report - Tuesday, Nov 30 @ 5pm (70\%)
" With $\log$ files
- All components turned in via Sakai
- NO LATE WORK WILL BE ACCEPTED! YES, THIS MEANS A 0!
- Turn in early, turn in often.
- Optional component, if time permits
- Top projects will be invited to give a 15 minute in-class presentation
$8 / 31 / 10$


## Course Project - Possible Topics

```
- Implement a new research idea or verify an existing research idea
- Urged to implement new idea
» Could lead to publication
" Hardest part about research
```


## - Existing idea

```
" Still learn the fundamentals of research
" Verification is an important part of research
- Some people knowingly report false data, highly unethical, PhDs have been revoked
- Grade will not be based on topic idea
» Won't receive extra credit for new idea
» Won't be graded down for existing idea
- Bottom line - Choose a topic that interests you!!
```


## Course Project - Possible Topics

- Code scheduling for ILP
- Instruction/data EncodingCache-based enhancements (e.g., trace cache, filter cache, loop cache, victim cache, stream buffers, etc.)
- Pipeline clocking
- Low power architectures
- Quanitfying architectural characteristics of database workloads and comparing them to other workloads
- Achieve fault tolerance by running 2 copies of instructions in unused cycles in a superscalar (e.g., a 4-way machine may commit less than 4 instructions due to dependencies) and do instruction replication only in those cycles.


## 8/31/10

## Course Project - Possible Topics

- Compare Qureshi and Patt's insertion policies in ISCA 2007 to victim caches
- Use old register values to predict addresses of subsequent memory accesses.
- Attempt to quantify how much of processor performance gain in the past decade has come from faster clocks and how much from ILP.
- Implement and compare victim caches and skewed-associative caches.
- Implement and compare two recent prefetching schemes. Study prefetching methods (hardware and/or software) and their impact on performance


## Course Project - Possible Topics

- Evaluate cache behavior of networking (or other) applications or algorithms, with modification to exploit caches and memory hierarchies.
- Etc....


## Course Project - Project Proposal

- 1-2 page document describing proposed work
- See course project webpage for detailed content requirements
- Format like a scholarly publication
- Main points:
» Identify topic
» Why is the topic important
» Initial previous work survey
» Implementation plan (experimental setup)
» GANTT chart planning out work for each member
» Expected results
- Must get approval from me
- May need to modify proposal
- Turn in early to get early feedback


## Course Project - Status Update

- Informal document outlining status/progress of the project
- Not graded on content or progress, just graded on the fact that this update is turned in
- Describe any deviations from proposed GANTT timeline
» Revise GANTT chart if necessary
" Can't change final goals, can only revise intermediate steps based on slower/faster than expected progress
- Preliminary results
- Log files


## Project - Log File Sample

[^0]
## Course Project - Final Report

- 6 page final project report
- IEEE or ACM formatting
- See course project webpage for detailed content requirements
- Main points:
- Abstract
- Related work
- Methodology
- Experimental results


## - Common pitfalls

- Assume the readers already knows everything
- Insufficient related work
- Insufficient results analysis

8/31/10

## Course Focus

Understanding the design techniques, machine structures, technology factors, and evaluation methods that will determine the form of computers in 21st Century


## Outline

- Classes of Computers
- Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:

1. Define and quantify cost
2. Define and quantify power
3. Define and quantify dependability
4. Define, quantify, and summarize relative performance

- Fallacies and Pitfalls


## Classes of Computers

- Three main classes of computers
- Desktop Computing
- Servers
- Embedded Computing
- Goals and challenges for each class differ


## Classes of Computers

|  | Price of system | Price of micro processor module | Critical system design issues |
| :---: | :---: | :---: | :---: |
| Desktop | $\begin{array}{\|l} \hline \$ 500 \\ -\$ 5,000 \end{array}$ | \$50-\$500 | -Price-performance <br> - Graphics performance |
| Server | $\begin{aligned} & \hline \$ 5,000 \\ & -\$ 5,000,000 \end{aligned}$ | $\begin{array}{\|l\|l} \hline \$ 200 \\ -\$ 10,000 \end{array}$ | -Throughput <br> -Availability/Dependability <br> - Scalability |
| Embedded | $\begin{array}{\|l\|} \hline \$ 10 \\ -\$ 100,000 \end{array}$ | $\begin{aligned} & \$ 0.01 \\ & -\$ 100 \end{aligned}$ | -Price <br> - Power consumption <br> -Application-specific performance |

## Outline

## - Classes of Computers

- Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:

1. Define and quantify cost
2. Define and quantify power
3. Define and quantify dependability
4. Define, quantify, and summarize relative performance

- Fallacies and Pitfalls


## Crossroads: Conventional Wisdom in Comp. Arch

- Old Conventional Wisdom: Power is free, Transistors expensive
- Power increased unabated, but not enough transistors to do everything
- Clock rate continued to increase
- New Conventional Wisdom: "Power wall" Power expensive, Xtors free
- Surprise!?!? Was it really?
- More transistors than we can afford to run
" Can't dissipate enough heat in an air cooled system
- Clock rate not increasing anymore. Per-core clock rates lower.
- Old Conventional Wisdom: Sufficiently increasing Instruction Level Parallelism via compilers
- SW programmers sat back and code got faster. Compilers, architects did the work » I.e. Superscalar, speculative execution, VLIW, out of order execution, etc.
- New CW: "ILP wall" law of diminishing returns on more HW forsfle

21

Crossroads: Uniprocessor Performance


## Crossroads: Conventional Wisdom in Comp. Arch

- Old CW: Multiplies are slow, Memory access is fast
- New CW: "Memory wall" Memory slow, multiplies fast (200+ clock cycles to DRAM memory, 4 clocks for multiply (even float))
- Old CW: Uniprocessor performance 2X / 1.5 yrs
- New CW: Power Wall + ILP Wall + Memory Wall = Brick Wall
- Uniprocessor performance now 2X / 5(?) yrs
- Can't sell based on Mhz anymore
» Took companies by surprise - Intel cancelled products, wasn't planning for future
$\Rightarrow$ Sea change in chip design: multiple "cores"
( 2 X processors per chip / $\sim 2$ years)
" Can't just crank up clock rate anymore
» More simpler processors are more power efficient
» 2 processors with a slower clock and lower voltage is faster
» Intel now interested in multicore
" Parallel programming is now a hot topic, again!
8/31/10
22


## Sea Change in Chip Design - Raising the Abstraction Level

- Intel 4004 (1971): 4-bit processor,

2312 transistors, 0.4 MHz ,
10 micron PMOS, $11 \mathrm{~mm}^{2}$ chip

- RISC II (1983): 32-bit, 5 stage
pipeline, 40,760 transistors, 3 MHz ,
3 micron NMOS, $60 \mathrm{~mm}^{2}$ chip
- 2006-125 mm ${ }^{2}$ chip, 0.065 micron CMOS
- Equivalent of 2312 RISC II+FPU+Icache+Dcache
- RISC II shrinks to $\sim 0.02 \mathrm{~mm}^{2}$ at 65 nm

- Smaller Caches via DRAM or

1 transistor SRAM (www.t-ram.com)

- Processor is the new transistor?
- Can we have the same \# of processors as transistors in the first machine?


## Déjà vu all over again?

- Multiprocessors imminent in 1970s, '80s, '90s, ...
- Some progress but not much
- Already at the limit? In 1989?
- "... today's processors ... are nearing an impasse as technologies approach
the speed of light.."
David Mitchell (startup comp president), The Transputer: The Time Is Now (1989)
- Uniprocessors aren't going to get any faster, need to be multiprocessor now
- Transputer was premature
$\Rightarrow$ Custom multiprocessor strove to lead
uniprocessors, but no one wanted to write parallel code
$\Rightarrow$ Why make the effort? Didn't matter.
- Procrastination rewarded: 2X seq. perf. / 1.5 years


## Problems with Change

- We are not ready!
- Algorithms, Programming Languages, Comp\%rs\%Operating Systems, Architectures, Libraries, ... not i aad to supply Thread Level Parallelism or Data Level Parali
- Past efforts were half-hearted, didn'in aaty need to try
- Architectures not ready fo 1000 CPUs / chip
- Need a new style of compute
- Unlike Instruction Level , ar Melism, cannot be solved just by computer architects nd compiler writers alone, but also cannot be solved without p rt sipation of computer architects
- Field of dreans-pproach
- Ship them (mu, -core) and they (programmers) will use them well - E.g-So (y) Cell
- Computer Architecture: A Quantitative Approach explores shift from Instruction Level Parallelism to


## Déjà vu all over again?

- Now multi-processing is not a claim, it is actually happening!
- "We are dedicating all of our future product development to multicore designs. ... This is a sea change in computing"

Paul Otellini, President, Intel (2004)

- So why is this actuality now and not just a claim as before?
- Difference is all microprocessor companies switch to multiprocessors (AMD, Intel, IBM, Sun; Apple)
$\Rightarrow$ Procrastination penalized: 2X sequential perf. / 5 yrs
$\Rightarrow$ Biggest programming challenge: 1 to 2 to 200 CPUs!


## Outline

- Classes of Computers
- Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:

1. Define and quantify cost
2. Define and quantify power
3. Define and quantify dependability
4. Define, quantify , and summarize relative performance

- Fallacies and Pitfalls

Instruction Set Architecture: Critical Interface


- Properties of a good instruction set architecture and good abstraction
- Portable - lasts through many generations
- General - used in many different ways
- Provides convenient functionality to higher levels
- Permits an efficient implementation at lower levels
*/3Difficult!

Example: 32-bit MIPS Instruction Set


Program storage:
32-bit instructions on word boundary
bytes
31 32-bit General Purpose Registers (GPRs) (R0=0)
32 32-bit Floating Point (FP) regs (paired for double
precision (DP))
3 Special Purpose Registers (SPRs) - HI, LO, PC

## MIPS is:

- Elegant and simple
- Widely used in embedded systems and gaming consoles
- Basis for countless instruction sets (i.e., MIPS-like)
- Basis for official ISA of China

Instruction types:
Arithmetic logical - Add, AddU, Sub, Subu, And, Or, Xor, Nor, SLT, SLTU, Addl, AddIU, SLTI, SLTIU, Andl, OrI, Xorl, LUI, SLL, SRL, SRA, SLLV, SRLV, SRAV
Memory Access - LB, LBU, LH, LHU, LW, LWL,LWR, SB, SH, SW, SWL, SWR
Control - J, JAL, JR, JALR, BEq, BNE, BLEZ,BGTZ,BLTZ,BGEZ,BLTZAL,BGEZAL
8/31/10
30

## Instruction Set Architecture

[^1]
## ISA vs. Computer Architecture

- Old definition of computer architecture was simply ISA design
- Other aspects of computer design (hardware) were called implementation
- Insinuates that implementation is uninteresting or less challenging
- But really, ISA design is not very exciting
- Our view is computer architecture >> ISA
- Architect's job is much more than ISA design alone; technical hurdles today are more challenging than those in ISA design
- Since ISA design was not where the action was, some conclude that computer architecture (using old definition) is not where the action is
- Disagree on conclusion
- But agree that ISA design is not where the action is

8/31/10

Comp. Arch. is an Integrated Approach

- What really matters is the functioning of the complete system
- hardware, runtime system, compiler, operating system, and application
- All parts working together to deliver a good design
- In networking, this is called the "End-to-End argument"
- Computer architecture is not just about transistors, individual instructions, or particular implementations

8/31/10
33

## Outline

[^2]
## Computer Architecture is

 Design and Analysis

## What Computer Architecture brings to Table

- Other fields often borrow ideas from architecture
- Lots of good ideas are born here
- Google hires architects
» Data centers = computers, architects bring an understanding and unique skill set
- Why? Architects Know the Quantitative Principles of Design

1. Take Advantage of Parallelism
2. Principle of Locality
3. Focus on the Common Case
4. Amdahl's Law
5. The Processor Performance Equation

## What Computer Architecture brings to Table

- Careful, quantitative comparisons - numbers driven field
- Define, quantify, and summarize relative performance
- Define and quantify relative cost
- Define and quantify dependability
- Define and quantify power
- Culture of anticipating and exploiting advances in technology
- Always on the forefront, the cutting edge
- Culture of well-defined interfaces that are carefully implemented and thoroughly checked
- HW designers have a tough job and different mindset, must be right the first time, there is no recompilation and downloading an update.
- RAID


## Pipelined Instruction Execution



## 1) Taking Advantage of Parallelism

- Increasing throughput of server computer via multiple processors or multiple disks
- Database servers have upwards of 50 disks/CPU
- Detailed HW design
- Carry lookahead adders uses parallelism to speed up computing sums from linear to logarithmic in number of bits per operand
- Multiple memory banks searched in parallel in set-associative caches
- Pipelining: overlap instruction execution to reduce the total time to complete an instruction sequence.
- Not every instruction depends on immediate predecessor $\Rightarrow$ executing instructions completely/partially isparallel possible
- Classic 5-stage pipeline:

1) Instruction Fetch (Ifetch),
2) Register Read (Reg),
3) Execute (ALU),
4) Data Memory Áccess (Dmem),

8/31/10 5) Register Write (Reg)

## 2) The Principle of Locality

- The Principle of Locality:
- Program access a relatively small portion of the address space at any instant of time.
- Two Different Types of Locality:
- Temporal Locality (Locality in Time): If an item is referenced, it will tend to be referenced again soon (e.g., loops, reuse)
- Spatial Locality (Locality in Space): If an item is referenced, items whose addresses are close by tend to be referenced soon (e.g., straight-line code, array access)
- Last 30 years, HW relied on locality for memory perf.


8/31/10
41

## 3) Focus on the Common Case

## - Common sense guides computer design

- Since its engineering, common sense is valuable
- In making a design trade-off, favor the frequent case over the infrequent case
- E.g., Instruction fetch and decode unit used more frequently than multiplier, so optimize it 1 st
- E.g., If database server has 50 disks / processor, storage dependability dominates system dependability, so optimize it 1st
- Frequent case is often simpler and can be done faster than the infrequent case
- E.g., overflow is rare when adding 2 numbers, so improve performance by optimizing more common case of no overflow
- May slow down for overflow, but overall performance improved by optimizing for the normal case
- What is frequent case and how much performance improved by making case faster => Amdahl's Law

Capacity
Access
Levels of the Memory Hierarchy
Access Time
Cost
Staging
Xfer Unit


## 4) Amdahl's Law

ExTime $_{\text {new }}=$ ExTime $_{\text {old }} \times\left[\left(1-\right.\right.$ Fraction $\left.\left._{\text {enhanced }}\right)+\frac{\text { Fraction }_{\text {enhanced }}}{\text { Speedup }_{\text {enhanced }}}\right]$

Speedup $_{\text {overall }}=\frac{\text { ExTime }_{\text {old }}}{\text { ExTime }_{\text {new }}}=\frac{1}{\left(1-\text { Fraction }_{\text {enhanced }}\right)+\frac{\text { Fraction }_{\text {enhanced }}}{\text { Speedup }_{\text {enhanced }}}}$
Best you could ever hope to do:

$$
\text { Speedup }_{\text {maximum }}=\frac{1}{\left(1-\text { Fraction }_{\text {enhanced }}\right)}
$$



## Amdahl's Law example

- New CPU 10X faster
- I/O bound server, so 60\% time waiting for I/O

$$
\begin{aligned}
\text { Speedup }_{\text {overall }} & =\frac{1}{\left(1-\text { Fraction }_{\text {enhanced }}\right)+\frac{\text { Fraction }_{\text {enhanced }}}{\text { Speedup }_{\text {enhanced }}}} \\
& =\frac{1}{(1-0.4)+\frac{0.4}{10}}=\frac{1}{0.64}=1.56
\end{aligned}
$$

- Apparently, its human nature (blinded by numbers) to be attracted by 10 X faster, vs. keeping in perspective its just 1.6X faster
- Why do people gamble??


## What's a Clock Cycle?

- Old days:
- Gate delays = clock cycle time
- I.e. 10 levels of gates
- Today: determined by numerous time-of-flight issues + gate delays
- clock propagation, wire lengths, drivers


5) Processor performance equation $\overbrace{\text { Need to consider all of these!! Not just clock rate! }}^{\text {inst count }}$
CPU time $=\frac{\text { Seconds }}{\text { Program }}=\frac{\text { Instructions }}{\text { Program }} \times \frac{\text { Cycles }}{\text { Instruction }} \times \frac{\text { Seconds }}{\text { Cycle }}$

|  | Inst Count | CPI | Clock Rate |
| :--- | :---: | :---: | :---: |
| Program | X |  |  |
| Compiler | X | (X) |  |
| Inst. Set. | X | X |  |
| Organization |  | X | X |
| Technology |  |  | X |

$8 / 31 / 10$
46

## Outline

- Classes of Computers Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:

1. Define and quantify cost
2. Define and quantify power
3. Define and quantify dependability
4. Define, quantify, and summarize relative performance

- Fallacies and Pitfalls


## Trends in IC Technology

- The most important trend in embedded systems Moore's Law
- Predicted in 1965 by Intel co-founder Gordon Moore (Berkley graduate)
" Most predictive articles are just entertainment
- IC transistor capacity has doubled roughly every 18 months for the past several decades
" Driven by both technology and business
" Large investment in equipment to drive technology


## Moore's Law

- Wow
- This growth rate is hard to imagine, most people underestimate
- How many ancestors do you have from $\mathbf{2 0}$ generations ago
» l.e. roughly how many people alive in the 1500's did it take to make you
" $\mathbf{2}^{20}=$ more than 1 million people
- This underestimation is the key to pyramid schemes!

Moore's Law: 2X transistors / "year"


- "Cramming More Components onto Integrated Circuits" - Gordon Moore, Electronics, 1965
- \# on transistors / cost-effective integrated circuit double every N months (12 $\leq \mathrm{N} \leq 24$ )

8/31/10
CS252-s06, Lec 02-int50
mis underestimation to pyramid schemes!

## Graphical Illustration of Moore's Law



- Something the doubles frequently grows more quickly than most people realize
- A 2002 chip can hold about 15,000 1981 chips inside itself

How Do We Track Technology
Performance Trends?

- Drill down into 4 technologies:
- Disks,
- Memory,
- Network,
- Processors
- Compare ~1980 Archaic (Nostalgic) vs. ~2000 Modern (Newfangled)
- Performance Milestones in each technology
- Compare for Bandwidth vs. Latency improvements in performance over time
- Bandwidth: number of events per unit time
- E.g., M bits / second over network, M bytes / second from disk
- Latency: elapsed time for a single event
- E.g., one-way network delay in microseconds,
average disk access time in milliseconds

8/31/10
53
8/31/10
-CDC Wren I, 1983 • Seagate 373453, 2003

- 3600 RPM • 15000 RPM
- 0.03 GBytes capacity
- 73.4 GBytes
- Tracks/Inch: 800 • Tracks/Inch: 64000
- Bits/Inch: 9550 • Bits/Inch: 533,000
- Three 5.25" platters
- Bandwidth: 0.6 MBytes/sec

Four 2.5" platters (in 3.5" form factor)

Latency: 48.3 ms 86 MBytes/sec

- Cache: none
- Cache: 8 MBytes

54

Memory: Archaic (Nostalgic) v. Modern (Newfangled)

| (asynchronous) | - 2000 Double Data Rate Synchr. (clocked) DRAM |
| :---: | :---: |
| - 0.06 Mbits/chip | - 256.00 Mbits/chip (4000X) |
| - 64,000 xtors, $35 \mathrm{~mm}^{2}$ | - 256,000,000 xtors, 204 mm |
| - 16-bit data bus per module, 16 pins/chi | - 64-bit data bus per DIMM, 66 pins/chip |
| - 13 Mbytes/sec | - 1600 Mbytes/sec (120X) |
| - Latency: 225 | - Latency: 52 ns (4X) |
| - (no block transfer) |  |

Latency Lags Bandwidth (last $\sim 20$ years)


- Ethernet 802.3
- Year of Standard: 1978
- 10 Mbits/s link speed
- Latency: $\mathbf{3 0 0 0} \boldsymbol{\mu s e c}$
- Shared media
- Coaxial cable

Coaxial Cable:

- Ethernet 802.3ae
- Year of Standard: 2003

10,000 Mbits/s link speed (1000X)
Latency: 190 usec (15X)

- Switched media

Category 5 copper wire
"Cat 5 " is 4 twisted pairs in bundle Twisted Pair:

$$
x_{-}^{-} x_{-}^{-} x_{-}^{-}
$$

Copper, 1 mm thick,

8/31/10
58

Latency Lags Bandwidth (last ~20 years)


CPUs: Archaic (Nostalgic) v. Modern (Newfangled)

- 1982 Intel 80286
- 2001 Intel Pentium 4
- 12.5 MHz
- 1500 MHz
- 2 MIPS (peak)
- 4500 MIPS (peak)
- Latency (inst) 320 ns
- Latency 15 ns
- 134,000 xtors, $47 \mathrm{~mm}^{2}$
- 42,000,000 xtors, $217 \mathrm{~mm}^{2}$
- 16-bit data bus, 68 pins
- 64-bit data bus, 423 pins
- Microcode interpreter, separate FPU chip
- (no caches)

- 3-way superscalar, Dynamic translate to RISC, Superpipelined (22 stage), Out-of-Order execution
- On-chip 8KB Data caches, 96KB Instr. Trace cache, 256KB L2 cache

Latency Lags Bandwidth (last ~20 years)

- Performance Milestones


6 Reasons Latency Lags Bandwidth


1. Moore's Law helps BW more than latency

- Faster transistors, more transistors, smaller transistors more pins help Bandwidth

| " | MPU Transistors: | 0.130 vs. 42 M xtors | (300X) |
| :--- | :--- | :--- | ---: |
| " | DRAM Transistors: | 0.064 vs. 256 M xtors | $(4000 \mathrm{X})$ |
| " | MPU Pins: | 68 vs. 423 pins | $(6 \mathrm{X})$ |
| " | DRAM Pins: | 16 vs. 66 pins | $(4 \mathrm{X})$ |

- Smaller, faster transistors but communicate
over (relatively) longer lines (dies are bigger): limits latency

| " | Feature size: | 1.5 to 3 vs. 0.18 micron |  | (8X,17X) |
| :---: | :---: | :---: | :---: | :---: |
| " | MPU Die Size: | 35 vs. $204 \mathrm{~mm}^{2}$ |  | qri $\Rightarrow 2 X)$ |
| " | DRAM Die Size: | 47 vs. 217 mm ${ }^{2}$ |  | qrt $\Rightarrow 2 X)$ |

- In the time that bandwidth doubles, latency improves by no more than a factor of 1.2 to 1.4
(and capacity improves faster than bandwidth)
- Stated alternatively:

Bandwidth improves by more than the square of the improvement in Latency

6 Reasons Latency Lags Bandwidth (cont'd)
2. Distance limits latency

- Size of DRAM block $\Rightarrow$ long bit and word lines $\Rightarrow$ most of DRAM access time
- Speed of light latency and computers on network
- 1. \& 2. explains linear latency vs. square BW?

3. Bandwidth easier to sell ("bigger=better")

- Numbers game
- E.g., 10 Gbits/s Ethernet (" 10 Gig") vs.
$10 \mu \mathrm{sec}$ latency Ethernet
- $\mathbf{4 4 0 0} \mathrm{MB} / \mathrm{s}$ DIMM ("PC4400") vs. $\mathbf{5 0}$ ns latency
- Even if just marketing, customers now trained
- Since bandwidth sells, more resources thrown at bandwidth, which further tips the balance

4. Latency helps BW, but not vice versa

- Spinning disk faster improves both bandwidth and rotational latency
» 3600 RPM $\Rightarrow 15000$ RPM $=4.2 X$
" Average rotational latency: $8.3 \mathrm{~ms} \Rightarrow \mathbf{2 . 0} \mathbf{~ m s}$
» Things being equal, also helps BW by 4.2X
- Lower DRAM latency $\Rightarrow$

More access/second (higher bandwidth)

- Higher linear density helps disk BW (and capacity), but not disk Latency
» $9,550 \mathrm{BPI} \Rightarrow 533,000 \mathrm{BPI} \Rightarrow 60 \mathrm{X}$ in BW

5. Bandwidth hurts latency

- Queues help Bandwidth, hurt Latency (Queuing Theory)
- Wider helps BW, hurts latency
- Adding chips to widen a memory module increases Bandwidth but higher fan-out on address lines may increase Latency

6. Operating System (SW) overhead hurts Latency more than Bandwidth

- Short messages, more packet overhead, less bandwidth but faster latency
- Longer messages, less packet overhead, more bandwidth but longer latency


## Summary of Technology Trends

- For disk, LAN, memory, and microprocessor, bandwidth improves by square of latency improvement
- In the time that bandwidth doubles, latency improves by no more than 1.2X to 1.4X
- Lag probably even larger in real systems, as bandwidth gains multiplied by replicated components
- Multiple processors in a cluster or even in a chip
- Multiple disks in a disk array
- Multiple memory modules in a large memory
- Simultaneous communication in switched LAN
- HW and SW developers should innovate assuming Latency Lags Bandwidth
- If everything improves at the same rate, then nothing really changes
- When rates vary, require real innovation


## Outline

- Classes of Computers Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:

1. Define and quantify cost
2. Define and quantify power
3. Define and quantify dependability
4. Define, quantify, and summarize relative performance

- Fallacies and Pitfalls


## Define and quantify cost (1/2)

- 3 factors lower costs:

1. Learning curve - manufacturing costs decrease over time measured by change in yield

- Yield $=\%$ manufactured devices that survives the testing procedure
- Yield increases over time $=$ more efficient process over time

2. Volume - double volume cuts cost $10 \%$

- Decrease time to get down the learning curve
- Increases purchasing and manufacturing efficiency
- Amortizes development (NRE) costs over more devices

3. Commodities $=$ Competition

- Produces sold by multiple vendors in large values are essentially identical
- E.g.; Keyboards, monitors, DRAMs, disks, PCs - IBM invented many, then sold off
- Most of computer cost in integrated circuit
- Cost of producing chips

8/31/10 Die cost + packaging cost + testing cost

## Outline

[^3]
## Define and quantify cost (2/2)

- Profit Margin = Price product sells - cost to manufacture
- Margins pay for research and development (R\&D), marketing, sales, manufacturing equipment, maintenance, building rental, cost of financing, pretax profits, and taxes
- Most companies spend 4\% (commodity PC business) to 12\% (high-end server business) of income on R\&D, which includes all engineering


## Define and quantity power ( 1 / 2)

- For CMOS chips, traditional dominant energy consumption has been in switching transistors, called dynamic power
Power $_{\text {dynamic }}=1 / 2 \times$ CapacitiveLoad $_{\times}$Voltage $^{2} \times$ FrequencySwitched
- For mobile devices, energy better metric

Energydynamic $=$ CapacitiveLoad $\times$ Voltage $^{2}$

- Capacitive load a function of number of transistors connected to output and technology, which determines capacitance of wires and transistors
- Dropping voltage helps both, so went from 5V to 1V
- For a fixed task, slowing clock rate (frequency switched) reduces power, but not energy
- To save energy \& dynamic power, most CPUs now turn off clock of inactive modules (e.g. FI. Pt. Unit)


## Example of quantifying power

- Suppose $15 \%$ reduction in voltage results in a $15 \%$ reduction in frequency. What is impact on dynamic power?

```
Powerdynamic =1/2 }\times\mathrm{ CapacitiveLoad }\times\mp@subsup{\mathrm{ Voltage }}{}{2}\times\mathrm{ FrequencySwitched
    =1/2\times.85\timesC\mathrm{ CapacitiveLoad }\times(.85\times\mathrm{ Voltage ) }\times\mathrm{ FFrequencySwitched}
    = (.85)}\mp@subsup{}{3}{3}\times\mp@subsup{\mathrm{ OldPowerdynamic}}{}{\prime
    \approx0.6\times\mp@subsup{\mathrm{ OldPowerdynamic}}{}{\prime}
```

- 40\% reduction in power
- Hence 2 simpler (lower capacitance), slower cores (lower frequency) could replace 1 complex core for same power per chip


## Outline

[^4]
## Define and quantity dependability (1/3)

- How to decide when a system is operating properly?
- Infrastructure providers now offer Service Level Agreements (SLA) to guarantee that their networking or power service would be dependable - If call short, money for compensation
- Systems alternate between 2 states of service with respect to an SLA:

1. Service accomplishment, where the service is delivered as specified in SLA
2. Service interruption, where the delivered service is different from the SLA

- Failure = transition from state 1 to state 2
- Repair = transition from state 2 to state 1


## Define and quantity dependability (2/3)

- Module reliability = measure of continuous service accomplishment (or time to failure).
2 metrics

1. Mean Time To Failure (MTTF) measures Reliability
2. Failures In Time (FIT) = 1/MTTF, the rate of failures

- Traditionally reported as failures per billion hours of operation
- Mean Time To Repair (MTTR) measures Service Interruption
- Mean Time Between Failures (MTBF) = MTTF+MTTR
- Module availability measures service as alternate between the 2 states of accomplishment and interruption (number between 0 and 1, e.g. 0.9)
- Module availability (\% time available) = MTTF / (MTTF + MTTR)
8/31/10


## Focus on common case

- Power supply MTTF limits system MTTF
- What if added redundant power supply, so system still works if one fails?
- MTTF of pair is now mean time until one power supply fails divided by chance of other will fail before 1st is replaced
- Since 2 power supplies and independent failures, mean time to one power supply fails is MTTF $_{\text {powersupply }} / 2$
$M T T F_{p a i r p s}=\frac{M T T F_{p s} / 2}{\frac{M T T R_{p s}}{M T T F_{p s}}}=\frac{M T T F^{2}{ }_{p s} / 2}{M T T R_{p s}}=\frac{M T T F_{p s}{ }^{2}}{2 * M T T R_{p s}}$


## Example calculating reliability

- If modules have exponentially distributed lifetimes (age of module does not affect probability of failure), overall failure rate is the sum of failure rates of the modules
- Calculate FIT (per billion hours) and MTTF for 10 disks (1M hour MTTF per disk), 1 disk controller ( 0.5 M hour MTTF), and 1 power supply ( 0.2 M hour MTTF):

| FailureRate | $=10 \times(1 / 1,000,000)+1 / 500,000+1 / 200,000$ |  |
| ---: | :--- | ---: |
|  | $=(10+2+5) / 1,000,000$ |  |
|  | $=17 / 1,000,000$ | But doesn't consider <br> infant mortality or <br> likelihood of being |
|  | $=17,000 F I T$ | thrown away before <br> dead |
| $M T T F$ | $=1,000,000,000 / 17,000$ |  |

## Example recalculating reliability

- Calculate FIT and MTTF for 10 disks (1M hour MTTF per disk), 1 disk controller (0.5M hour MTTF), 2 power supplies ( 0.2 M hour MTTF), and MTTR for replacing a failed power supply is 1 day. How much better is MTTF $_{\text {pair }}$ ? MTTF $_{\text {system }}$ ?

$$
M T T F_{p a i r}=\frac{200,000^{2}}{2 * 24}=830,000,000
$$

$$
\text { FailureRate }=\frac{10}{1,000,000}+\frac{1}{5,000,000}+\frac{1}{830,000,000}
$$

$$
=\frac{10+2+0}{1,000,000}=\frac{12}{1,000,000}=12,000 F I T
$$

$$
M T T F=\frac{1,000,000,000}{12,000}=83,000 \text { hours }
$$

- MTTF pair $^{\text {4200x; }}$ MTTF $_{\text {system }}$ is $1.4 x$; Amdahl's Law!


## Outline

## Definition: Performance

- Classes of Computers Computer Science at a
Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:

1. Define and quantify cost
2. Define and quantify power
3. Define and quantify dependability
4. Define, quantify , and summarize relative performance

- Fallacies and Pitfalls


## Performance: What to measure

- Usually rely on benchmarks vs. real workloads
- To increase predictability, collections of benchmark applications, called benchmark suites, are popular
- SPECCPU: popular desktop benchmark suite
- CPU only, split between integer and floating point programs
- SPECint2000 has 12 integer, SPECfp2000 has 14 floating point pgms
- SPECCPU2006
- SPECSFS (NFS file server) and SPECWeb (WebServer) added as server benchmarks
- Transaction Processing Council measures server performance and cost-performance for databases
- TPC-C Complex query for Online Transaction Processing
- TPC-H models ad hoc decision support
- TPC-W a transactional web benchmark

8/31/1- TPC-App application server and web services benchmark

- What does it mean to be $\mathbf{1 0 \%}$ faster or slower?
- Performance is in units of things per sec
- bigger is better
- If we are primarily concerned with response time

$$
\text { performance }(x)=\frac{1}{\text { execution_time }(x)}
$$

" X is $n$ times faster than Y " means
Performance(X) $=$ Execution_time(Y)

Performance(Y)
Execution_time(X)

82

## Outline

- Classes of Computers Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table
- Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
- Careful, quantitative comparisons:

1. Define and quantify cost
2. Define and quantify power
3. Define and quantify dependability
4. Define, quantify , and summarize relative performance

- Fallacies and Pitfalls


## Fallacies and Pitfalls (1/2)

- Fallacies - commonly held misconceptions
- When discussing a fallacy, will try to give a counterexample.
- Pitfalls - easily made mistakes.
- Often generalizations of principles true in limited context
- Show Fallacies and Pitfalls to help you avoid these errors
- Fallacy: Benchmarks remain valid indefinitely
- Once a benchmark becomes popular, tremendous pressure to improve performance by targeted optimizations or by aggressive interpretation of the optimizations or by aggressive in
"benchmarksmanship."
» Tune to benchmark
- 70 benchmarks from the 5 SPEC releases. 70\% were dropped from the next release since no longer useful
- Pitfall: A single point of failure
- Rule of thumb for fault tolerant systems: make sure that every component was redundant so that no single component failure could bring down the whole system (e.g, power supply)

Fallacies and Pitfalls (2/2)

- Fallacy - Rated MTTF of disks is $1,200,000$ hours or $\approx 140$ years, so disks practically never fail
- And disk lifetime is 5 years $\Rightarrow$ Buy 28 disks, replace every 5 years; on average, 28 replacements won't fail
- A better unit: \% that fail (1.2M MTTF = 833 FIT)
- Fail over lifetime: if had 1000 disks for 5 years $=1000^{*}\left(5^{*} 365 * 24\right)^{*} 833 / 10^{9}=36,485,000 / 10^{6}=37$ $=3.7 \%$ ( $37 / 1000$ ) fail over 5 yr lifetime (1.2M hr MTTF)
- But this is under pristine conditions - little vibration, narrow temperature range $\Rightarrow$ no power failures
- Real world: 3\% to 6\% of SCSI drives fail per year - 3400-6800 FIT or 150,000-300,000 hour MTTF [Gray \& van Ingen 05]
- $3 \%$ to $7 \%$ of ATA drives fail per year
${ }^{8 / 31 / 10} \mathbf{- 3 4 0 0} \mathbf{- 8 0 0 0}$ FIT or 125,000 - 300,000 hour MTTF [Gray \& van Ingen ${ }^{865}$ ]


[^0]:    Name: Bob Davidson (percentage effort - 40\%)
    Partner 1: Joe Smith (percentage effort - 20\%)
    Partner 2: Jane Doe (percentage effort - 40\%)
    Monday, Sept 1-4 hours
    Brainstormed on delegation of tasks for the project. Discussed potential instruction set modifications

    Monday, Sept 8-5 hours
    Installed Cygwin twice. Read Simplescalar documentation while installing
    Tuesday, Sept 9-3 hours
    Installed Simplescalar for Pisa. Ran test benchmarks
    Thursday, Sept 11-3 hours
    Installed cross-compiler. Started to look at Simplescalar code structure

[^1]:    "... the attributes of a [computing] system as seen by the programmer (i.e., the conceptual structure and functional behavior), as distinct from the organization of the data flows and gontrols the logic design, and the physical implementation."

    Bold claim - 1 instruction set with many different architectures

    ## ISA Defines:

    - Organization of Programmable Storage
    - Data Types \& Data Structures - Encodings \& Representations
    - Instruction Formats
    - Instruction (or Operation Code) Set
    - Modes of Addressing and Accessing

    Data Items and Instructions

    - Exception Conditions

    Hardware is free to provide support any way
    

[^2]:    - Classes of Computers Computer Science at a Crossroads
    - Computer Architecture v. Instruction Set Arch.
    - What Computer Architecture brings to table
    - Technology Trends: Culture of tracking,

    Technology Trends: Culture of tracking,
    anticipating and exploiting advances in technology

    - Careful, quantitative comparisons:

    1. Define and quantify cost
    2. Define and quantify power
    3. Define and quantify dependability
    4. Define, quantify, and summarize relative performance

    - Fallacies and Pitfalls

[^3]:    - Classes of Computers Computer Science at a Crossroads
    - Computer Architecture v. Instruction Set Arch.
    - What Computer Architecture brings to table
    - Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
    - Careful, quantitative comparisons:

    1. Define and quantify cost
    2. Define and quantify power
    3. Define and quantify dependability
    4. Define, quantify, and summarize relative performance

    - Fallacies and Pitfalls

[^4]:    - Classes of Computers Computer Science at a Crossroads
    - Computer Architecture v. Instruction Set Arch.
    - What Computer Architecture brings to table
    - Technology Trends: Culture of tracking, anticipating and exploiting advances in technology
    - Careful, quantitative comparisons:

    1. Define and quantify cost
    2. Define and quantify power
    3. Define and quantify dependability
    4. Define, quantify , and summarize relative performance

    - Fallacies and Pitfalls

