

EEL 5764: Graduate Computer Architecture

Appendix A - Pipelining Review

Ann Gordon-Ross Electrical and Computer Engineering University of Florida

http://www.ann.ece.ufl.edu/

These slides are provided by: David Patterson Electrical Engineering and Computer Sciences, University of California, Berkeley Modifications/additions have been made from the originals

What is Pipelining?

- Overlapping execution to produce faster results
 - Washing and drying dishes
 - Washing and drying laundry
 - Automobile assembly line
 - Chipotle, Quiznos, etc
- Speeds up production
 - Master employees
 - Eliminates "jack of all trades, master of none" syndrome
- Pipelining in computer architecture
 - Multiple instructions are overlapped in execution
 - Exploits parallelism
 - Not visible to programmer
- Each stage is a pipeline "cycle"
 - Each stage happens simultaneously so results are produced only as fast as the *longest* pipeline cycle

2

4

9/13/10 Determines clock cycle time

Outline

- MIPS An ISA for Pipelining
- 5 stage pipelining
- Structural and Data Hazards
- Forwarding
- Branch Schemes
- Exceptions and Interrupts

A "Typical" RISC ISA (Load/Store)

- Invented to be easy to pipeline
- 32-bit fixed format instruction (3 formats)
 - Fixed length, easy to decode
- 31+1 32-bit GPR (General Purpose Registers) (R0 contains zero)
- ALU instructions
 - 3-address, reg-reg arithmetic instruction
 - 2-address, reg-im arithmetic instruction
- Single address mode for load/store: base + displacement
 - no indirection
- Simple branch conditions
- Delayed branch

3



0

0

0

5

Example: MIPS

Register-Register

| 1 | 26 | 25 2 | 120 16 | 15 1 | 110 6 | 5 | 0 |
|----|----|------|--------|------|-------|-----|---|
| Ор | | Rs1 | Rs2 | Rd | shamt | Орх | |

Register-Immediate

| 31 3 | 26 25 | 2120 1 | 6 15 |
|------|-------|--------|-----------|
| Ор | Rs1 | Rd | immediate |

Branch

| 31 | 26 | 25 | 2120 | 16 15 | |
|----|----|-----|-------|-------|-----------|
| Op | | Rs1 | Rs2/0 | Орх | immediate |

Jump / Call

| 31 | 26 | 25 |
|----|----|--------|
| Op | | target |

9/13/10

Approaching an ISA – How to Pipeline

- Instruction Set Architecture
 - Defines set of operations, instruction format, hardware supported data types, named storage, addressing modes, sequencing
- Meaning of each instructions is described in RTL on architected registers and memory
- Given the technology constraints, assemble adequate datapath
 - Architected storage mapped to actual storage
 - Function units to do all the required operations
 - Possible additional storage
 - Interconnect to move information among regs and FUs
- Implement controller (Finite State Machine (FSM)) to drive datapath

Datapath vs Control (FSM+D)



- Datapath: Storage, Functional units (Fus), interconnect sufficient to perform the desired functions
- Inputs are Control Points
- Outputs are signals
- Controller: State machine to orchestrate operation on the data path
- 9/13/10 Based on desired function and signals

Outline

- MIPS An ISA for Pipelining
- 5 stage pipelining
- Structural and Data Hazards
- Forwarding
- Branch Schemes
- Exceptions and Interrupts

7

5 Steps of MIPS Datapath



11



5 Steps of MIPS Datapath

Figure A.3, Page A-9



Inst. Set Processor Controller



Visualizing Pipelining



Pipelining is not guite that easy!

- Limits to pipelining: Hazards prevent next instruction from executing during its designated clock cycle
 - Structural hazards: HW cannot support this combination of instructions (single person to fold and put clothes away)

One Memory Port/Structural Hazards

How do you "bubble" the pipe?

Cycle 1 Cycle 2 Cycle 3 Cycle 4 Cycle 5 Cycle 6 Cycle 7

9/13/10

Ι

n

S

t

r.

0 r

d

e

r

Load

Instr 1

Instr 2

Instr 3

Stall

9/13/10

(Similar to Figure A.5, Page A-15)

Time (clock cycles)

- Data hazards: Instruction depends on result of prior instruction still in the pipeline (missing sock)
- Control hazards: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps).

13

15

One Memory One Port Structural Hazards Figure A.4, Page A-14



Performance of Pipeline with Stalls

- Ideal CPI speedup is simply the pipeline depth - Assumes no stalls, perfect execution
- · But pipelining causes stalls and changes the clock cycle time

Speedup from pipelining =

Average instruction time pipelined

CPI unpipelined x Clock cycle unpipelined

- CPI pipelined x Clock cycle time pipelined
- CPI pipelined = Ideal CPI + Pipeline stall clock cycles per instruction = 1 +Pipeline stall clock cycles per instruction
- CPI unpipelined = Ideal CPI x Pipeline Depth = Pipeline Depth

9/13/10



Average instruction time unpipelined

- Ideal CPI is 1

Ø



 Lets ignore cycle time overhead for pipelining and assume all stages are balanced, thus cycle times for each are equal

Speedup = $\frac{\text{CPI unpipelined}}{\text{CPI pipelined}}$ $= \frac{\text{Pipeline depth}}{1 + \text{Pipeline stall cycles per instruction}}$

- Assuming no pipeline stalls, speedup is equal to pipeline depth
- But pipelining changes the clock cycle time too....

9/13/10

17

19



Speedup from pipelining = $\frac{1}{1 + \text{Pipeline stall cycles per inst}} \times \frac{\text{Clock cycle time unpipelined}}{\text{Clock cycle time pipelined}}$ = $\frac{1}{1 + \text{Pipeline stall cycles per inst}} \times \text{Pipeline depth}$

• And again, if no stalls, ideal speedup is equal to the pipeline depth

Performance of Pipelines with Stalls

- Pipelining reduced clock cycle time (increases frequency) less work to do in each stage
- CPI unpipelined is 1



• If all pipeline stages are balanced:



Example: Dual-port vs. Single-port

- Machine A: Dual ported memory ("Harvard Architecture")
- Machine B: Single ported memory, but its pipelined implementation has a 1.05 times faster clock rate
- Ideal CPI = 1 for both
- Loads are 40% of instructions executed

Avg inst time_A = CPI x Clock cycle time = Clock cycle time Avg inst time_B = CPI x Clock cycle time = $(1+.4x1) \times \frac{\text{Clock cycle time}}{1.05}$ = 1.3 x Clock cycle time

Machine A is 1.3 times faster

9/13/10

Data Hazard on R1

Figure A.6, Page A-17



Time (clock cycles)



Three Generic Data Hazards

- Read After Write (RAW) Instr, tries to read operand before Instr, writes it
 - I: add r1, r2, r3J: sub r4, r1, r3
- Caused by a "Dependence" (in compiler nomenclature). This hazard results from an actual need for communication.

Forwarding to Avoid Data Hazard Figure A.7, Page A-19



23

Three Generic Data Hazards

 Write After Read (WAR) Instr_J writes operand <u>before</u> Instr_I reads it

I: sub r4,r1,r3
J: add r1,r2,r3
K: mul r6,r1,r7

- Called an "anti-dependence" by compiler writers. This results from reuse of the name "r1".
- Can't happen in MIPS 5 stage pipeline because:
 - All instructions take 5 stages, and
 - Reads are always in stage 2, and
 - Writes are always in stage 5



Three Generic Data Hazards

 Write After Write (WAW) Instr, writes operand before Instr, writes it.

> ✓ I: sub r1,r4,r3
> ✓ J: add r1,r2,r3 K: mul r6,r1,r7

- · Called an "output dependence" by compiler writers This also results from the reuse of name "r1".
- Can't happen in MIPS 5 stage pipeline because:
 - All instructions take 5 stages, and
 - Writes are always in stage 5
- Will see WAR and WAW in more complicated pipes

9/13/10





What circuit detects and resolves this hazard? 9/13/10

26



25

Forwarding to Avoid LW-SW Data Hazard Figure A.8, Page A-20



Data Hazard Even with Forwarding Figure A.9, Page A-21



Data Hazard Even with Forwarding



31





Software Scheduling to Avoid Load Hazards

- Try to produce faster code for:
 - a = b + c
 - d = e f

assuming a, b, c, d, e, and f in memory

| | Slow code: | • | Fast code: |
|--|-----------------------------|---|----------------|
| | LW Rb, b | | LW Rb, b |
| | LW <mark>Rc</mark> , c | | LW Rc, c |
| | ADD Ra, Rb, <mark>Rc</mark> | | → LW Re, e |
| | SW a, Ra 🔍 | | ADD Ra, Rb, Rc |
| Compiler optimizes for performance. | LW Re, e | | LW Rf, f |
| Hardware checks | LW <mark>Rf</mark> , f | | SW a, Ra |
| for safety. | SUB Rd, Re, <mark>Rf</mark> | | SUB Rd, Re, Rf |
| | SW d, Rd | | SW d, Rd |

Outline

- MIPS An ISA for Pipelining •
- 5 stage pipelining .
- **Structural and Data Hazards** •
- Forwarding •
- **Branch Schemes** .
- **Exceptions and Interrupts** ٠
- Conclusion •

Control Hazard on Branches Three Stage Stall



What do you do with the 3 instructions in between? How do you do it? Where is the "commit"? 9/13/10

Branch Stall Impact



- If CPI = 1, 30% branch, Stall 3 cycles => new CPI = 1.9!
- Two part solution:
 - Determine branch taken or not sooner, AND
 - Compute taken branch address earlier
- MIPS branch tests if register = 0 or ≠ 0
- MIPS Solution:
 - Move Zero test to ID/RF stage
 - Adder to calculate new PC in ID/RF stage
 - 1 clock cycle penalty for branch versus 3

Pipelined MIPS Datapath

Figure A.24, page A-38



9/13/10



#1: Stall until branch direction is clear

#2: Predict Branch Not Taken

- Execute successor instructions in sequence
- "Squash" instructions in pipeline if branch actually taken
- Advantage of late pipeline state update
- 47% MIPS branches not taken on average
- PC+4 already calculated, so use it to get next instruction

#3: Predict Branch Taken

- 53% MIPS branches taken on average
- But haven't calculated branch target address in MIPS
 - » MIPS still incurs 1 cycle branch penalty
 - » Other machines: branch target known before outcome

Four Branch Hazard Alternatives

#4: Delayed Branch

- Define branch to take place AFTER a following instruction





branch target if taken

- 1 slot delay allows proper decision and branch target address in 5 stage pipeline
- MIPS uses this

33

Scheduling Branch Delay Slots





- A is the best choice, fills delay slot & reduces instruction count (IC)
- B and C incorporate branch prediction, essentially, and instructions must be squashed (aborted) if incorrect
- In B, may need to copy sub if it can be reached by other execution paths

Delayed Branch

- Compiler effectiveness for single branch delay slot:
 - Fills about 60% of branch delay slots
 - About 80% of instructions executed in branch delay slots useful in computation
 - About 50% (60% x 80%) of slots usefully filled
- · Delayed Branch downside: As processor go to deeper pipelines and multiple issue, the branch delay grows and need more than one delay slot
 - Delayed branching has lost popularity compared to more expensive but more flexible dynamic approaches
 - Growth in available transistors has made dynamic approaches relatively cheaper

9/13/10

38

Evaluating Branch Alternatives

Pipeline depth Pipeline speedup = $\frac{1}{1 + \text{Branch frequency} \times \text{Branch penalty}}$

Assume 4% unconditional branch. 6% conditional branchuntaken, 10% conditional branch-taken Scheduling Branch CPIspeedup v.speedup v. scheme stall

unpipelined penalty

Stall pipeline 3 1.6 0 3.1 1.0

Predict taken 1 1.2 0 4.2 1.33

Predict not taken 1 1.1 4 4.4 1.40

1.45 Delayed branch 0.5 1.1 0 4.5