# Floorplanning in Modern FPGAs 

Pritha Banerjee, Susmita Sur-Kolay<br>Advanced Computing and Microelectronics Unit<br>Indian Statistical Institute<br>203 B. T. Road, Kolkata, India<br>\{pritha_r,ssk\}@isical.ac.in

Arijit Bishnu<br>Dept. of Computer Science and Engg.<br>Indian Institute of Technology<br>Kharagpur-721 302, India<br>Arijit.Bishnu@iitkgp.ac.in


#### Abstract

State-of-the-art FPGA architectures have millions of gates in CLBs, Block RAMs, and Multiplier blocks which can host fairly large designs. While their physical design calls for floorplanning, the traditional algorithm for ASIC do not suffice. In this paper, we have proposed an algorithm for unified floorplan topology generation and sizing for recent heterogeneous FPGAs. Experimental results on a set of benchmark circuits show that our three step floorplan generation method can produce feasible solutions very fast with $45 \%$ improvement in total half perimeter wirelength compared to the very few previous approaches.


Keywords: FPGA, floorplanning, slicing topology, sizing

## I. Introduction

The spectrum of FPGA based systems especially embedded ones, has become very wide. Modern FPGA architectures have been aggressively taking over from ASICs in certain areas. These FPGA architectures are significantly different from those that were available in the last decade. Earlier, CLBs, a homogeneous resource, were arranged in rows and columns uniformly, with Primary Input and Outputs (PI and PO) at the boundaries. Recent FPGA architecture comprises not only the CLBs and PI/POs, but also Multipliers (MUL), Block RAMs, DSP and microprocessor cores. Few columns of RAMMUL pairs are evenly interspersed among CLB columns. Moreover, large design with millions of gates are partitioned into smaller modules for greater demand on performance and also reduction of compilation time for place and route. This necessitates a floorplanning step for hierarchical designs in the physical design flow of FPGAs. Though a large volume of work exists for ASIC floorplanning, it is generally skipped to map designs onto the earlier sea-of-gates style FPGAs. In a typical FPGA physical design flow, after technologymapping, a flattened CLB netlist is directly placed [1] and routed without any floorplanning. Of course for hierarchical designs, modules or macros consisting of CLBs only were floorplanned/placed using various bin packing techniques [2]. But, for modules with heterogeneous resource requirements, neither this technique nor the traditional floorplanners for ASICs adapted to FPGA, are adequate [3]. Hence there is a pressing need for fast floorplanning techniques that consider the heterogeneous logic and routing resources of modern FPGAs.

The literature on FPGA floorplanning is merely a handful. Emmert et al. [4] devised a macro based floorplanning methodology for earlier generation sea-of-gates style FPGAs.


Fig. 1. Spartan-3 XC3S5000 FPGA Architecture
The method uses clustering techniques to combine macros into clusters, and then place the clusters with enhanced circuit routability and performance using Tabu search. Cheng and Wong [5] proposed the first floorplanning algorithm targeted for heterogeneous FPGAs that can produce feasible solution employing simulated annealing to optimize area, halfperimeter wirelength and the aspect ratios of modules. Yuan et al. [6] have proposed an algorithm based on Less Flexibility First (LFF) principle with worst case time complexity of $O\left(W^{2} n^{5} \log n\right)$, where $n$ is the number of modules and $W$ is the width of the chip. Recently Feng and Mehta [7] presented a two step approach based on resource aware fixed outline simulated annealing starting from a given topology, followed by max-flow based constrained floorplanning to optimize wirelength.

In this paper, we propose a methodology for unified floorplan topology generation and sizing. The experimental results show that our method is fast and can produce floorplans with improved half-perimeter wirelength when compared to existing methods. The rest of the paper is organized as follows. In section II, we briefly describe the basic FPGA architecture followed by the problem definition and the objective function to be optimized. Section III presents our proposed methodology and time complexity issues. The proposed method is illustrated with an example in Section IV. Experimental results are reported in section V and concluding remarks appear in section VI.

## II. Background

## A. Architecture

While CLBs were arranged in rows and columns with routing wires laid out between rows and columns of CLBs earlier, modern FPGA architectures are far more heterogeneous with different types of resources to satisfy the varied
design requirements. Fig. 1 shows a Xilinx Spartan-3 FPGA where the CLBs are arranged in columns interleaved with columns of RAM-Multiplier pair at certain intervals. Each small square represents a CLB. A pair of shaded rectangular blocks, spanning 4 CLB rows represents the RAM-MUL pair. Henceforth, we assume this architecture, although the methodology is applicable to other similar ones.

## B. FPGA Floorplanning Problem

First, the basic terminology is given below.
Modules and Signal nets: Let $M=\left\{m_{1}, m_{2}, \cdots, m_{n}\right\}$ be a set of $n$ distinct modules. Let $S=\left\{s_{1}, s_{2}, \cdots, s_{q}\right\}$ be a set of $q$ signals. A set of distinct modules $M_{s_{i}}=\left\{m_{j} \mid m_{j} \in M\right\}$ is associated with each signal $s_{i} \in S . s_{i}$ is called a signal net, and the set $S$ is called a netlist. $M_{s_{i}}=M_{s_{j}}$ implies that there are two distinct signal nets connecting the same set of modules.

Resource Requirement Vector [5]: A 3-tuple vector $R_{m}=\left(m_{c l b}, m_{\text {ram }}, m_{m u l}\right)$ represents the number of CLBs, RAMs and MULs required by module $m$.

Target Architecture: Let $W$ and $H$ be the width and height of a target architecture, where the units are the width and height of a CLB respectively. A coordinate system $(0,0, W, H)$ with top-left corner at $(0,0)$ and bottom-right corner at $(W, H)$ is assumed for the given chip. In Fig. 1, it is $(0,0,87,103)$ Each resource on the architecture is identified by its coordinate position $(x, y)$, where $0 \leq x \leq W$ and $0 \leq y \leq H$.

FPGA Floorplanning Problem : Given a target architecture $(0,0, W, H)$ with its resource locations, a set of modules $M$, the resource requirement vectors $R_{m_{i}}$ for each $m_{i} \in M$, and the netlist $S$, assign regions ( $x_{\min }, y_{\min }, x_{\max }, y_{\max }$ ) to each module such that
(i) $0 \leq x_{\min } \leq x_{\max } \leq W$ and $0 \leq y_{\min } \leq y_{\max } \leq H$,
(ii) no two modules overlap with each other,
(iii) $R_{m_{i}}$ is satisfied for each module $m_{i}$,
(iv) a particular cost function is optimized.

A floorplan is feasible if it satisfies condition (i), (ii) and (iii). In this paper, the cost function used is the total halfperimeter wirelength, measured as in [7].

## III. Proposed Method

Our floorplanning methodology as shown in Fig. 2, consists of: construction of a bi-partition tree, generation of floorplan topology [8][9] and realization of the topology using the resource requirements.

In the first phase, the target FPGA architecture is approximated to a $2 D$ array of rectangular basic tiles. We generate a set of possible rectangular shapes (in terms of tiles) which satisfies the resource requirements and then bi-partition the netlist to obtain a binary partition tree of modules.

In the second phase, a list of candidate floorplan slicing topologies and corresponding module shapes are generated in polynomial time by appropriate sizing of the nodes in the bipartition tree in postorder.
In the third phase, for every slicing tree obtained in the previous step, a rectangular region within $(0,0, W, H)$ is


Fig. 2. Flow of our Floorplanning Method
assigned to every module which respects the cut direction and the resource requirements. Finally, the realization with the minimum wirelength among all the topologies generated is reported as the optimized floorplan.

## A. Phase I: Generation of partition tree

In order to explain this step, we define the following terms.
Definition 1: A Basic FPGA Tile $A=\left(a_{c l b}, a_{\text {ram }}, a_{m u l}\right)$ is a 3-tuple vector that represents the minimum number of CLBs, RAMs, MULs that constitute a basic tile which can be repeated horizontally and vertically to cover all the rows and columns of a given target architecture.
The given architecture is thus composed of, say, $T_{w} \times T_{h}$ basic tiles arranged in $h$ rows and $w$ columns. In Fig. 1, the basic tile $A=(96,1,1)$ consists of $24 \times 4$ CLBs, 1 RAM and 1 MUL. The entire architecture (Spartan-3) shown in Fig. 1 can be covered by 26 rows and 4 columns of basic tile $A$.

Definition 2: For a given basic tile $A$, the Tile Requirement $T_{m_{i}}$ of a module $m_{i}$ with resource requirement vector $R_{m_{i}}$, is the minimum number of basic tiles it requires. This is given by

$$
\begin{equation*}
T_{m_{i}}=\left\lceil\max \left(\frac{m_{c l b}}{a_{c l b}}, \frac{m_{\text {ram }}}{a_{\text {ram }}}, \frac{m_{\text {mul }}}{a_{m u l}}\right)\right\rceil \tag{1}
\end{equation*}
$$

Min cut Partitioning of Module Netlist : In order to minimize the wirelength of the feasible floorplan, the module netlist is bi-partitioned recursively based on min-cut. The partitions are weight balanced across the cut edges according to the tile requirements of each module. We employ a state-of-the-art hypergraph partitioning tool hMetis [10] to obtain the weight balanced min-cut partitioning of the module netlist. This yields the relative ordering of the circuit modules which is the baseline of the floorplan generation.

The input to the hMetis tool is a netlist, which is a hypergraph $H=(V, E)$. Each vertex $v \in V$ corresponds to a module $m_{i}, i=1,2 \cdots n$. An hyperedge $e=\left\{v_{1}, v_{2}, \ldots\right\} \in E$ corresponds to $M_{s_{i}}$. If $\left\{M_{s_{i}}, M_{s_{j}}, \cdots M_{s_{l}}\right\}$ are identical for signal net $s_{i}, s_{j}, \cdots, s_{l}$ then each of $s_{i}, s_{j}, \cdots s_{l}$ corresponds to the same hyperedge with number of such signals as the weight of the hyperedge. The minimum number of tiles $T_{m_{i}}$, is the weight of the vertex $v \in V$. The hypergraph $H$ thus generated, is bi-partitioned recursively to $n$ parts, generating
a binary partition tree with its leaves corresponding to $n$ modules.

## B. Phase II: Floorplan topology generation

In this step, a set of sliceable floorplan topologies (i.e., slicing trees) is generated by appropriate horizontal and vertical node sizing of a set of possible shapes (in terms of basic tiles) for each module.

1) Generation of Module Shapes:

Definition 3: A list $D=\left\{\left(w_{1}, h_{1}\right),\left(w_{2}, h_{2}\right) \cdots\left(w_{t}, h_{t}\right)\right.$ \} of irredundant shapes of a module $m$, is a list of $t$ possible shapes of $m$, where ( $w_{i}, h_{i}$ ) denotes the width and height of the $i^{t h}$ shape of $m$ in terms of basic tiles. $D$ is said to be irredundant if each individual $w_{i}$ and $h_{i}$ are distinct [8].
By making individual $w_{i}$ and $h_{i}$ distinct as in Def. 3, a shape with smaller height is chosen from two implementations with same width. Thus an inferior shape is always excluded from $D$. A set of possible irredundant rectangular shapes for $m_{i}$ is generated by factorizing $T_{m_{i}}$. As we are considering only rectangular shapes, there may not be many choices such that width $*$ height $=T_{m_{i}}$. A few more shapes, i.e., (width,height) pairs for a module are generated by factorizing all composite integers from $T_{m_{i}}$ to $T_{\max }\left(m_{i}\right)$, where $T_{\max }\left(m_{i}\right)$ is the smallest square integer greater than or equal to $T_{m_{i}}$.

Let $\alpha$ be a positive integer denoting the maximum aspect ratio defined for any module. A set of $\left(w_{i}, h_{i}\right)$ pair is generated for each module such that,

$$
\frac{w_{i}}{h_{i}} \leq \alpha, \text { if } w_{i} \geq h_{i} \quad \text { or } \quad \frac{h_{i}}{w_{i}} \leq \alpha, \text { if } h_{i} \geq w_{i}
$$

Thus, for each module $m_{j}, j=1,2, \cdots n$, we generate a set of $t_{j}$ possible irredundant shapes $D_{j}=\left\{\left(w_{1}, h_{1}\right),\left(w_{2}, h_{2}\right)\right.$, $\left.\cdots,\left(w_{i}, h_{i}\right), \cdots\left(w_{t_{j}}, h_{t_{j}}\right)\right\}$. The following lemma gives the time required for generating all different shapes.

Lemma 1: If $d=\max \left\{t_{j}\right\}$ is the maximum number of shapes generated for any module $m_{j}$, then it would require $O(n d)$ time for finding the values of all the shapes for $n$ modules.
2) Node sizing: A subtree rooted at an internal node $p$ corresponds to a sub-floorplan. The sub-floorplan at $p$ is generated by joining $\left(w_{i}, h_{i}\right) \in D_{l}$ and $\left(w_{j}, h_{j}\right) \in D_{r}$ vertically or horizontally, where $D_{l}$ and $D_{r}$ are $i^{t h}$ shape of left child (left sub-floorplan) and $j^{t h}$ shape of right child (right sub-floorplan) of $p$. If $p$ is the parent of leaves, then the left and right sub-floorplans are the shapes of the modules themselves.

Vertical Cut: We use the vertical node sizing algorithm of [11] to generate a sub-floorplan with vertical cut. Let $D_{l}=\{$ $\left.\left(w_{l_{1}}, h_{l_{1}}\right),\left(w_{l_{2}}, h_{l_{2}}\right), \cdots,\left(w_{l_{s}}, h_{l_{s}}\right)\right\}$, with $\left|D_{l}\right|=s$ and $D_{r}$ $=\left\{\left(w_{r_{1}}, h_{r_{1}}\right),\left(w_{r_{2}}, h_{r_{2}}\right), \cdots,\left(w_{r_{t}}, h_{r_{t}}\right)\right\}$, with $\left|D_{r}\right|=t$, be the set of possible irredundant shapes of the left subfloorplan (module) and the right subfloorplan (module) respectively, of a node in the partition tree. $D_{l}$ is sorted such that,

$$
w_{l_{1}}<w_{l_{2}}<\cdots<w_{l_{s}} \quad \text { and } \quad h_{l_{1}}>h_{l_{2}}>\cdots>h_{l_{s}}
$$

$D_{r}$ is also sorted as above. If $\left(w_{l_{i}}, h_{l_{i}}\right)$ and $\left(w_{r_{j}}, h_{r_{j}}\right)$ are merged vertically, the resultant floorplan size becomes
$\left(w_{v_{k}}, h_{v_{k}}\right)=\left(w_{l_{i}}+w_{r_{j}}, \max \left(h_{l_{i}}, h_{r_{j}}\right)\right)$. The number of resultant irredundant shapes is at most $s+t-1$ [8].

Horizontal Cut: To merge subfloorplans using horizontal cut, we use the same irredundant lists $D_{l}$ and $D_{r}$ described above. But the lists are sorted in increasing order of height and decreasing order of width i.e.

$$
h_{l_{1}}<h_{l_{2}}<\cdots<h_{l_{s}} \quad \text { and } \quad w_{l_{1}}>w_{l_{2}}>\cdots>w_{l_{s}}
$$

Merging $\left(w_{l_{i}}, h_{l_{i}}\right) \in D_{l}$ and $\left(w_{r_{j}}, h_{r_{j}}\right) \in D_{r}$ horizontally, the resultant size of the floorplan becomes $\left(w_{h_{k}}, h_{h_{k}}\right)=$ $\left(\max \left(w_{l_{i}}, w_{r_{j}}\right), h_{l_{i}}+h_{r_{j}}\right)$. As in case of vertical cut, the number of resultant irredundant shapes is atmost $s+t-1$.
3) Generation of Slicing Trees: For each internal node $p$ of the partition tree, a vertical list $V$ and a horizontal list $H$ are constructed from the child sub floorplans using the algorithms described in Section III-B.2. A combined list $M$ of irredundant shapes is constructed at $p$ by merging $V$ and $H$ such that,

$$
w_{1}<w_{2}<\cdots<w_{k} \quad \text { and } \quad h_{1}>h_{2}>\cdots>h_{k}
$$

is satisfied. Here, $k$ is the number of irredundant shapes at each internal node.

Lemma 2: If $s$ and $t$ are the cardinalities of the shapelist $D_{l}$ and $D_{r}$ of left and right subfloorplans of a node $u$ respectively, then the number of shapes at node $u$ is atmost $2(s+t-1)$.

Proof: As we are merging the vertical and horizontal lists according to the condition mentioned above, the size might at most grow by a factor of 2 than in [8].

The combined list $M_{l}$ and $M_{r}$ created at left and right child of the node $p$ is used for sub-floorplan generation at its parent node $p$. Thus, the nodes of the tree are processed post-order generating a set of subfloorplans at every internal node $p$. We store the subfloorplan at $p$ as a 5 -tuple vector $\left(w_{i}, h_{i}\right.$, cut $\left._{i}, l_{l}, r_{r}\right)$, where $\left(w_{i}, h_{i}\right)$ is the $i^{t h}$ shape of node $p$ which is generated by merging $\left(l_{l}\right)^{\text {th }}$ shape of left child $l$ and $\left(r_{r}\right)^{t h}$ shape of right child $r$ using cut $_{i}$. cut ${ }_{i}$ is either vertical or horizontal.

Lemma 3: By horizontal or vertical node sizing atmost $n d-$ $\left(\log _{2} n+1\right)$, i.e., $O(n d)$ shapes/slicing trees can be generated at the root of the tree where $n$ is the number of modules and $d$ the maximum number of shapes for a module.

Proof: At any node at level $i(i=1, \ldots \log n)$ of the slicing tree, the size of the list is $2^{i} d-2 i+1$. With $i=\log _{2} n$ at the root, the number of shapes is $O(d n)$.
During the postorder processing of nodes, we also calculate the resource requirement $R_{p}=\left(p_{c l b}, p_{\text {ram }}, p_{m u l}\right)$ at every node $p$ by summing up the resources $R_{l}$ and $R_{r}$ required by its left and right child respectively. The requirement vector is used for realization of the slicing tree in Phase III of our method.

Thus, at the root we get a set of floorplan shapes $F=$ $\left\{\left(T_{w_{i}}, T_{h_{i}}\right)\right\}$ where $T_{w_{i}}$ and $T_{h_{i}}$ are respectively the width and the height of the floorplan in terms of tiles. Each shape of $F$ corresponds to a distinct slicing tree/ floorplan. Further, $F$ is in increasing order of width and decreasing order of height by our method of construction. Thus, an appropriate floorplan
shape could be chosen from this list according to the given aspect ratio and/or floorplan area requirement.

Lemma 4: The time taken to generate the $O(d n)$ slicing trees is atmost $O(d n)$.

Proof: The number of slicing trees generated is $O(d n)$ (see Lemma 3). A slicing tree of depth $i$ is produced in $\left(2^{i} d-\right.$ $2 i+1)$ time. Therefore, the total time is $\sum_{i=1}^{\log _{2} n}\left(2^{i} d-2 i+1\right)$ $=O(d n)$.
Thus, to sum up, we process the tree once bottom-up generating merged lists discussed in Section III-B.3. We do not decide the cut line in this step. In the next phase (discussed below), starting from root, we proceed top-down deciding the cut line (horizontal or vertical), thus reaching the leaves.

## C. Phase III: Realization of Slicing tree on Target FPGA

For every slicing tree generated in the previous step, now we assign coordinate position to each module. This consists of two steps: Allocation of a rectangular region which satisfies the CLB requirements followed by allocation of RAM and MUL within and outside this region without any discontinuity.

1) Allocation of rectangular region to a module: Each slicing tree is traversed level-order and a rectangular region $\left(x_{\min }^{p}, y_{\min }^{p}, x_{\max }^{p}, y_{\max }^{p}\right)$ is allocated to every node $p$ using the cut direction and the number of CLBs required at $p$. Suppose the region contains $r_{c l b}$ rows and $c_{c l b}$ columns of CLBs. If the CLB requirements at node $p$, its left child $l$ and its right child $r$ are $p_{c l b}, l_{c l b}$ and $r_{c l b}$ respectively, $p_{c o l}$ the number of CLB columns at $p$, then if $p$ represents a vertical cut, the number of CLB columns allocated to $l$ is

$$
\begin{equation*}
l_{c o l}=\frac{l_{c l b}}{p_{c l b}} \cdot p_{c o l} \tag{2}
\end{equation*}
$$

So $\left(p_{c o l}-l_{c o l}\right)$ columns are allocated to its right child $r$. The number of rows required to satisfy $l_{c l b}$ and $r_{c l b}$ at $l$ and $r$ is simply $\frac{l_{c l b}}{l_{c o l}}$ and $\frac{r_{c l b}}{r_{c o l}}$ respectively. For a horizontal cut at $p$ with $p_{\text {row }}$ rows of CLB, the number of CLB rows allocated to $l$ is

$$
\begin{equation*}
l_{\text {row }}=\frac{l_{\text {clb }}}{p_{\text {clb }}} \cdot p_{\text {row }} \tag{3}
\end{equation*}
$$

The right child node $r$ is allocated ( $p_{\text {row }}-l_{\text {row }}$ ) columns. The number of columns required to satisfy $l_{c l b}$ and $r_{c l b}$ at $l$ and $r$ is $\frac{l_{c l b}}{l_{\text {row }}}$ and $\frac{r_{c l b}}{r_{\text {row }}}$. The number of columns and rows required (width and height) to implement a sub-floorplan corresponding to each node of the slicing tree, are computed using this strategy.

The position of each region corresponding to a node is assigned as follows. As the root node of the slicing tree corresponding to the entire floorplan is allocated to $(0,0, W, H)$, the left child $l$ always inherits its top-left corner $\left(x_{\text {min }}^{l}, y_{\text {min }}^{l}\right)$ from its parent $p$ and the bottom-right corner $\left(x_{\max }^{l}, y_{\max }^{l}\right)$ is derived from the width and height calculation described in the previous paragraph. So, for a vertical cut at parent $p$,

$$
\begin{equation*}
x_{\max }^{l}=x_{\min }^{l}+l_{c o l} ; \quad y_{\max }^{l}=y_{\max }^{p} \tag{4}
\end{equation*}
$$

and for a horizontal cut at $p$,

$$
\begin{equation*}
x_{\max }^{l}=x_{\max }^{p} ; \quad y_{\max }^{l}=y_{\min }^{p}+l_{\text {row }} \tag{5}
\end{equation*}
$$

The top-left corner $\left(x_{\text {min }}^{r}, y_{\text {min }}^{r}\right)$ of the right child $r$ is calculated as follows: if the cut at $p$ is vertical,

$$
\begin{equation*}
x_{\min }^{r}=x_{\max }^{l}+1 ; \quad y_{\min }^{r}=y_{\min }^{l} \tag{6}
\end{equation*}
$$

and if the cut at $p$ is horizontal, then

$$
\begin{equation*}
x_{\min }^{r}=x_{\min }^{l} ; \quad y_{\min }^{r}=y_{\max }^{l}+1 \tag{7}
\end{equation*}
$$

( $x_{\max }^{r}, y_{\max }^{r}$ ) of node $r$ is calculated analogous to Equations 4 and 5 for vertical and horizontal cuts respectively. Thus, each leaf of the tree corresponding to a module has a rectangle assigned to it and its CLB requirement is satisfied by the CLB locations within the rectangle.
2) Allocation of RAM and MUL: A rectangle assigned to a module $m_{i}$ may have sufficient CLBs but not RAM/MUL positions required by it. So, RAM/MULs may have to be placed exterior to the (top and bottom) boundary of the rectangle, which falls in a rectangle assigned to a neighbouring module $m_{j}$. If the RAM/MUL requirement of $m_{j}$ is also not satisfied fully within its rectangle, then there may be a conflict. Therefore, the violations in RAM/MUL requirement constraints are resolved globally by formulating it as a minimum weighted bipartite matching ( $M W B M$ ) problem, so that a module is not realized in disconnected regions.

Let $G=\left\{U=U_{1} \cup U_{2}, Z\right\}\left(U_{1} \cap U_{2}=\phi\right)$ be a weighted bipartite graph, where $U_{1}$ represents the RAM units required by the modules and $U_{2}$, the candidate RAM locations. For a module $m$ with RAM requirement $m_{\text {ram }}$, there are $m_{\text {ram }}$ vertices in $U_{1}$. Suppose the rectangle $R$ $=\left(x_{\min }, y_{\min }, x_{\max }, y_{\max }\right)$ has been assigned to $m$. Then for each RAM column intersecting R, a RAM strip is said to include the RAM locations within R , along with $m_{\text {ram }}$ locations above its top boundary and $m_{\text {ram }}$ locations below its bottom boundary. There is a vertex in $U_{2}$ for every RAM location in each RAM strip with respect to rectangle $R$. There is an edge $\left(u_{i}, u_{j}\right) \in Z$ if $u_{i}$ corresponds to a RAM unit required by a module $m$ and $u_{j}$ corresponds to a candidate RAM location with respect to $R$ assigned to $m$. In order to enforce connectedness of a module, the weight of edge ( $u_{i}, u_{j}$ ) is chosen as the vertical distance from the center of rectangle $R$ to that of the RAM location for $u_{j}$.

Fig. 3 shows the candidate RAM/ MUL locations for allocating the RAM/MUL required by module $m_{i}$. Suppose $m_{i}$ requires 3 RAMs , but the region allocated to $m_{i}$ has only 2 RAMs. In the figure, the RAM locations within RAM strip 1 and RAM strip 2 are the RAM locations chosen for assigning the 3 RAMs required by $m_{i}$. The corresponding bi-partite graph is also shown, where from each of $r_{1}, r_{2}, r_{3}$ there are edges to all the RAM locations $1 a, \cdots 1 g, 2 a, \cdots 2 g$.

Now, we solve $M W B M$ on $G$ to assign unassigned RAMs to available RAM locations. If there is no assignment, there is no feasible solution. MULs are also assigned to the physical locations similarly by solving a separate $M W B M$.

This process of CLB assignment followed by RAM and MUL assignment is carried out for every slicing tree generated in phase II. The half-perimeter wirelength is calculated for


Fig. 3. Candidate RAM/ MUL location for a module
each floorplan generated. The floorplan with no discontinuity and least wirelength is chosen as the final floorplan.

## D. Complexity of our approach

Theorem 1: The time complexity of our approach excluding Phase I is $O\left(n^{2} \log n+H^{1.5} n \log n\right)$, where $H$ is the height of the chip.

Proof: By Lemma 4, the time taken for generating the $O(d n)$ slicing trees is $O(d n)$. For each of the slicing trees, we traverse the tree of size $O(n)$ from root to leaves to fix the rectangular regions of the CLBs in $O(n)$ time. Then, we solve a MWBM to assign RAM/MULs in $O(|Z| \sqrt{|U|})$ time [13]. As the number of RAM/MULs are proportional to within a constant factor of the height $H$ of the chip, the number of vertices $U$ in the bipartite graph is $O(H)$. In the bipartite graph, the edges are assigned to RAM/MUL locations that intersect the $x$-span of the CLB rectangle. The CLB rectangles being non-overlapping, the number of edges $|Z|$ is again $O(H)$. Thus, MWBM takes $O\left(H^{1.5}\right)$. The total time complexity is $O\left(d n\left(n+H^{1.5}\right)\right)$. With $d=O(\log n)$ [11], the time complexity result follows.
Phase I is iterative because of the use of hMeTis. But, the authors of hMetis in [12] claims that time taken by hMeTis is almost linear in the number of hyperedges, i.e., netlists. Thus, our method, in terms of time complexity compares favourably against that of [6] which takes $O\left(W^{2} n^{5} \log n\right)$ time.

## IV. An Example

The method described in Section III is explained with a small example. We considered a circuit from [5] with 20 modules and constructed an appropriate netlist for comparison


Fig. 4. An example


Fig. 5. Floorplan of the example circuit
purpose. Fig. 4 shows the binary partition tree obtained in Phase I of our method. The integers $0 \cdots 19$ written just below the leaves indicate module indices. A set of slicing trees is generated in Phase II. One such slicing tree with its vertical and horizontal cut lines marked at every internal node is shown here. Finally, the realization of the slicing tree onto the coordinates of the target architecture in terms of $\left(x_{\min }, y_{\min }, x_{\max }, y_{\max }\right)$ are reported in a vertical box below every node. For example, the root is realized as $(0,0,87,103)$, i.e., the entire target architecture. Within the floorplan area, a module, say $m_{11}$, is realized as $(0,64,21,83)$. Fig 5 shows the final allocation for each module on Spartan-3 (XC3S5000).

## V. Experimental Results

We have implemented the proposed method in C on 1.2 GHz SunBlade 2000 workstation with SunOS Release 5.8. Our method is tested on Xilinx XC3S5000 (Spartan-3) FPGA with

TABLE I
Floorplan results for 20-module example [5]

| $\mathbf{I d x}$ | 1 | 2 | 3 | 4 | 5 |
| :--- | ---: | ---: | ---: | ---: | ---: |
| $T_{w}, T_{h}$ | 1,104 | 2,52 | 3,39 | 4,26 | 5,22 |
| WL | 392 | 560 | 728 | 816 | 618 |
| $\mathbf{I d x}$ | 6 | 7 | 8 | 9 | 10 |
| $T_{w}, T_{h}$ | 6,20 | 7,17 | 8,14 | 9,13 | 10,11 |
| WL | 946 | 594 | 768 | 971 | 854 |

TABLE II
Benchmark Circuits, C: CLB, R:RAM, M:MUL, WL: wirelength

|  | Ckt Characteristic |  |  | Feng-Mehta [7] |  | Our Method |  | \% WL Improvement |  |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| Circuit | \#Modules | \#Nets | \#(C, R, M) | WL | Time(s) | WL | Time(s) | Case I | Case II |
| apte | 9 | 44 | $6614,70,70$ | - | - | 213,540 | 1.22 | - | - |
| xerox | 10 | 183 | $6625,66,50$ | - | - | 536,450 | 1.02 | - | - |
| hp | 11 | 44 | $6591,66,66$ | - | - | 113,652 | 0.96 | - | - |
| ami33 | 33 | 84 | $6289,61,60$ | 89,283 | 2.72 | 51,356 | 1.39 | 42 | 32 |
| ami49 | 49 | 377 | $6300,63,63$ | $1,173,000$ | 4.96 | $1,001,462$ | 3.84 | 15 | 52 |
| n100a | 100 | 576 | $6352,39,38$ | 358,338 | 8.87 | 132,682 | 1.16 | 63 | 28 |
| n200a | 200 | 1585 | $6342,44,34$ | 700,045 | 58.24 | 291,592 | 2.78 | 58 | 31 |
| n300a | 300 | 1893 | $6625,65,54$ | 875,602 | 177.67 | 431,855 | 3.47 | 51 | 34 |

$8320 \mathrm{CLBs}, 104$ RAMs and 104 multipliers. These are arranged in 88 columns (including 4 RAM-MUL column pairs) and 104 rows of CLBs. As mentioned earlier, the basic tile size is chosen as $A=(24 \times 4,1,1)$, i.e., 96 CLBs, 1 RAM and 1 MUL. Experimental results on 8 benchmark circuits derived from MCNC [5] and GSRC Bookshelf ASIC floorplanning benchmarks [14], are reported here. ASIC benchmarks are converted to FPGA benchmarks as in [7] by proportional CLB requirements.

The effectiveness of our method is demonstrated with the 20-module example circuit in [5], having 16 modules with 400 CLBs, 5 RAMs, 5 MULs and 4 modules with 480 CLBs, 6 RAMs, 6 MULs to cover the entire target architecture. Table I shows the result obtained by our method for the example circuit. The row $T_{w}, T_{h}$ is the width and height (in terms of basic tiles) of each floorplan topology generated after phase II. The row marked $W L$ shows the wirelength obtained for each slicing tree realization after phase III. The time taken to generate floorplans for all the 10 slicing trees is 2.98 seconds, which is far less than 88 seconds taken by [5] on a faster 2.4 GHz $\operatorname{Intel}(\mathrm{R})$ Xeon CPU. We observed that, our method could construct the same floorplan reported in [5] with an appropriate net partition tree. In Table I, the topology for the column $i d x=4$, is identical to that reported in [5]. Since [5] does not report the wirelength, we can not compare it with ours.

Table II has the details of the 8 benchmark circuits, namely the number of modules, signal nets, total requirements of the three types of resources, in columns 2,3 and 4 respectively. The column 5 and 6 report the wirelength and time taken to obtain the floorplan reported in [7]. The next two columns report the same by our method. Note that the time reported in [7] is on a much faster 3.06Ghz Intel Xeon CPU. As mentioned in Section II-B, WL is the sum of the semi-perimeters of all the nets. The wirelength shown in column 7 is computed assuming the net terminals at the centre of the module whereas in [7], the location of the terminals (center/boundary) for computing the wirelength were not explicitly stated. We report the improvement in wirelength over [7] in column 9 (case I) by taking the values directly from their paper. We observed that, on the average, there is $45 \%$ improvement in wirelength over 5 circuits. The column 10 shows the improvement over [7] (case II) when we compare an appropriately scaled estimation of our wirelengths if the terminals of a module are along its boundary. There is still $35 \%$ improvement in wirelength, on
the average.
The time reported in Table II (column 6 and 8) are on two different platforms. For comparison purpose, we have scaled up the time taken by our method using the scaling factors from [15] and observed that our method is about $2 \times$ to $50 \times$ faster than [7] depending on the size of the circuit. This shows the suitability of our method for fast FPGA floorplanning.

## VI. CONCLUDING REMARKS

In this paper, we have developed a fast floorplanning methodology for FPGAs with heterogeneous resources consisting of CLBs, RAMs and Multipliers as in Spartan-3 FPGA architectures. The time complexity of our approach excluding phase I of partitioning, is $O\left(n^{2} \log n+H^{1.5} n \log n\right)$, where $H$ is the height of the chip and $n$ is the number of modules. Experimental results show a significant speed-up over existing methods. The half-perimeter wirelength of the resultant solution shows $45 \%$ improvement over the method reported in [5].

## REFERENCES

[1] P. Banerjee, Subhasis Bhattacharjee, Susmita Sur-Kolay, Sandip Das, Subhas C. Nandy, "Fast FPGA Placement using Space-filling Curve". in Proc. FPL 2005, pp. 415-420, 2005
[2] R. Tessier, "Fast Placement Approaches for FPGAs", in ACM Transactions on Design Automation of Electronic Systems, vol. 7, no. 2, April 2002, pp 284-305.
[3] M. Wang, A. Ranjan, and S. Raje, "Multi-Million Gate FPGA Physical Design Challenges," in Proc. ICCAD, Nov., 2003, pp. 891-898.
[4] J. M Emmert, A. Randhar, D. Bhatia, "Fast Floorplanning for FPGAs" in Proc. FPL, 1998,pp 129-138.
[5] L. Cheng and Martin D. F. Wong, "Floorplan Design for Multi-Million Gate FPGAs", in Proc. ACM ICCAD, Nov., 2004, pp. 292-299.
[6] J. Yuan, S.Q. Dong, X.L. Hong, and Y.L. Wu, "LFF Algorithm for Heterogeneous FPGA Floorplanning," in Proc. ASP-DAC, 2005. pp. 1123-1126. 2005.
[7] Y. Feng and D. Mehta, "Heterogeneous Floorplanning for FPGAs" in Proc. International Conference on VLSI Design, Jan. 2006.
[8] M. Sarrafzadeh, C.K. Wong, "An Introduction to VLSI Physical Design" Mcgraw Hill, 1996.
[9] Parthasarathi Dasgupta, Susmita Sur-Kolay, Bhargab B. Bhattacharya, "A Unified Approach to Topology Generation and Optimal Sizing of Floorplans", in IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 17, no. 2, pp. 126-135, 1998.
[10] http://www-users.cs.umn.edu/k̃arypis/metis/hmetis
[11] L. J. Stockmeyer, "Optimal Orientations of Cells in Slicing Floorplan Designs", Information and Control, 57(2/3):91-101,1983.
[12] G. Karypis, R. Aggarwal, V. Kumar and S. Shekhar, "Multilevel Hypergraph Partitioning: Applications in VLSI domain", IEEE Trans. on VLSI, vol. 7, no. 1, pp. 69-79, March, 1999.
[13] M. H. Alsuwaiyel, "Algorithms Design Techniques and Analysis", World Scientific, 1999.
[14] http://www.cse.ucsc.edu/research/surf/GSRC/progress.html
[15] http://www.spec.org/cpu/results/cint2000.html

