

Low-complex dynamic programming algorithm for hardware/software partitioning

Divya Ramachandran
Palak Shah



Low-complex dynamic programming algorithm for hardware/software partitioning


Wu Jigang, Thambipillai Srikanthan

**School of Computer Engineering, Nanyang Technological University, Singapore
639798**

**Received 17 February 2005; received in revised form 1 December 2005; accepted 7
December 2005**


Available online 17 January 2006

What is hardware software partitioning




- The circuit part commonly acts as a coprocessor for the microprocessor

Hardware software partitioning




What is the paper about

- An algorithm for partitioning
- Improvement upon an existing algorithm PACE
- Using the concept of dynamic programming :
 - Solving a complex problem by breaking it down into a collection of simpler sub problems and remembering and reusing the earlier solutions



Approaches

- Everything in hardware
→ Move parts to software as long as performance constraints fulfilled
- Everything in software →
Move parts to hardware as long as time constraint is fulfilled



CDFG

- A CDFG is a set of nodes and directed edges (N, E) where an edge $e_{i,j} = (n_i, n_j)$ from $n_i \in N$ to $n_j \in N, i \neq j$, indicates that n_j depends on n_i . Because of data dependencies and/or control dependencies
- Divided into basic scheduling code fragments/blocks movable into hardware or software
- Application = $B_1 + B_2 + B_3 \dots + B_n$
- The corresponding hardware area, hardware execution time, software execution time and intercommunication delays for each block are provided in advance by a synthesis system

PACE

- Proposed by Knudsen and Madsen
- Employed in the LYCOS co-synthesis system for partitioning control data flow graphs (CDFG)
- Time complexity is $O(n^2 \cdot A)$ and the space complexity is $O(n \cdot A)$ for n code fragments and the available hardware area A

PACE




Fig. 1. Computational model of 4 blocks.

- Hardware blocks and software blocks cannot execute in parallel
- Assumed that the adjacent hardware blocks are able to communicate the read/write variables they have in common directly between them without involving the software side
- **Objective is to find the optimal partition to realize the best possible speedup on a given hardware area A**
- Problem considered in paper is NP-hard

PACE Notations

$S_{i,j}$ where $j \geq I \geq 1$



G_j is defined as $\{S_{1,j}, S_{2,j}, \dots, S_{j,j}\}$, which is called the j th group of the sequence $G_o \rightarrow$ empty set

Area penalty $a_{i,j}$ of moving $S_{i,j}$ to hardware
= sum of the individual block areas,
i.e., $a_{i,j} = \sum_{k=i}^j a_k$

$Speedup(S_{i,j}, a)$ denotes the inherent speedup of moving $S_{i,j}$ to hardware with available area a

$Bestsp(G_j, a)$ denotes the best speedup achievable by first moving a sequence from G_j to hardware of area a , and then in the remaining area moving a sequence from one of the previous groups, $G_{j-1}, G_{j-2}, \dots, G_1$, to hardware $Bestsp(G_j, a)$ is set to 0 for $G_j = \emptyset$ or $a \leq 0$

$Bestsp(G_1 G_2 \dots G_j, a)$ denotes the best speedup achievable by moving sequences from $G_1, G_2, \dots,$ or G_j to hardware of area a


PACE

$$(A) \left\{ \begin{array}{l} Bestsp(G_j, a) = 0 \quad \text{for } j = 0 \text{ or } a \leq 0; \\ speedup(S_{i,j}, a) = \begin{cases} 0 & \text{for } a < a_{i,j}; \\ \sum_{k=i}^j s_k + \sum_{k=i}^{j-1} e_k & \text{for } a \geq a_{i,j}; \end{cases} \\ Bestsp(G_j, a) = \max_{1 \leq i \leq j} \{ speedup(S_{i,j}, a) \\ \quad + Bestsp(G_{i-1}, a - a_{i,j}) \}; \\ Bestsp(G_1 G_2 \cdots G_j, a) \\ \quad = \max \{ Bestsp(G_j, a), Bestsp(G_1 G_2 \cdots G_{j-1}, a) \}; \\ i \leq j, \quad j = 1, 2, \dots, n. \end{array} \right.$$

- Get partitions for different area values
- We check all parameters for each value
- Time complexity = $O(n^2A)$ if area granularity is $\frac{1}{11 / 20}$

SPACE (Simplified PACE)

- Unlike PACE, which relies on a sequence of blocks for computation, SPACE is based on the assignments of only one current block at a time



SPACE Notations

$Bsp(k, a)$

- Best speedup achievable by moving some or all the blocks from B_1, B_2, \dots, B_k to hardware of size a

$Bsp_{sw}(k, a)$

- Best speedup achievable by keeping B_k in software and moving some or all the blocks B_1, B_2, \dots, B_{k-1} to hardware of size a . It is clear that $Bsp_{sw}(k, a) = Bsp(k - 1, a)$

$Bsp_{hw}(k, a)$

- Best speedup achievable by moving B_k to hardware and then moving some or all blocks from B_1, B_2, \dots, B_{k-1} to area $a - ak$

$$Bsp_sw(k, a) = 0, \quad Bsp_hw(k, a) = -\infty,$$

$$Bsp(k, a) = 0 \quad \text{for } k = 0 \text{ or } a = 0;$$

$$Bsp_sw(k, a) = Bsp(k - 1, a);$$

$$Bsp_hw(k, a) = \begin{cases} -\infty & \text{for } a < a_k; \\ \max \left\{ \begin{array}{l} Bsp_sw(k - 1, a - a_k) + s_k, \\ Bsp_hw(k - 1, a - a_k) + s_k + e_{k-1} \end{array} \right\} & \text{for } a \geq a_k; \end{cases}$$

$$Bsp(k, a) = \max\{Bsp_sw(k, a), Bsp_hw(k, a)\};$$

$$k = 1, 2, \dots, n.$$

Algorithm to explain
SPACE

Simplified version of
Above Algorithm

$$Bsp_hw(k, a) = -\infty, \quad Bsp(k, a) = 0$$

$$\text{for } k \leq 0 \text{ or } a = 0;$$

$$Bsp_hw(k, a) = \begin{cases} -\infty & \text{for } a < a_k; \\ \max \left\{ \begin{array}{l} Bsp(k - 2, a - a_k) + s_k, \\ Bsp_hw(k - 1, a - a_k) + s_k + e_{k-1} \end{array} \right\} & \text{for } a \geq a_k; \end{cases}$$

$$Bsp(k, a) = \max\{Bsp(k - 1, a), Bsp_hw(k, a)\};$$

$$k = 1, 2, \dots, n.$$

The best speedup = maximum ($Bsp_sw(k, a)$, $Bsp_hw(k, a)$)

Proposed Theorem

Given n blocks and the list of trial hardware area

$A_1, A_2, \dots, A_m,$

*both the **time complexity** and the **space complexity** of SPACE are $O(n \cdot m)$, i.e., $O(n \cdot A)$ for total hardware area A with granularity of 1*

Simulation and Experimental Setup

- Simulation language : C
- Simulation environment : Intel Pentium-4,
 - 3 GHz,
 - 1 GB RAM.
- Variables and constants :
 - For block B_k , $1 \leq k \leq n$, a_k is randomly generated and satisfies $\sum_{k=1}^n a_k \leq A$ for a given area A .
 - The speedup s_k and e_k are randomly generated such that:
 - $s_k = [100, 1000]$
 - $e_k = [10, 100]$

Results – PACE Calculations

		Area a		
		1	2	3
G_1	S_{11}	5	5	5
$Bestsp(G_1, a)$		$\max\{5\} = 5$	$\max\{5\} = 5$	$\max\{5\} = 5$
G_2	S_{12}	0	17	17
	S_{22}	10	10	10
$Bestsp(G_2, a)$		$\max\{0, 10\} = 10$	$\max\{17, 10 + 5\} = 17$	$\max\{17, 10 + 5\} = 17$
$Bestsp(G_1 G_2, a)$		$\max\{10, 5\} = 10$	$\max\{17, 5\} = 17$	$\max\{17, 5\} = 17$
G_3	S_{13}	0	0	21
	S_{23}	0	14	14
	S_{33}	2	2	2
$Bestsp(G_3, a)$		$\max\{0, 0, 2\} = 2$	$\max\{0, 14 + 0, 2 + 10\} = 14$	$\max\{21, 14 + 5, 2 + 17\} = 21$
$Bestsp(G_1 G_2 G_3, a)$		$\max\{2, 10\} = 10$	$\max\{14, 17\} = 17$	$\max\{21, 17\} = 21$
G_4	S_{14}	0	0	0
	S_{24}	0	0	28
	S_{34}	0	16	16
	S_{44}	10	10	10
$Bestsp(G_4, a)$		$\max\{0, 0, 0, 10\} = 10$	$\max\{0, 0, 16 + 0, 10 + 10\} = 20$	$\max\{0, 28 + 0, 16 + 10, 10 + 17\} = 28$
$Bestsp(G_1 G_2 G_3 G_4, a)$		$\max\{10, 10\} = 10$	$\max\{20, 17\} = 20$	$\max\{28, 21\} = 28$

Fig. 2. Computations of PACE for the example shown in Fig. 1.


Results – SPACE Calculations

	Area a		
	1	2	3
$Bsp_hw(1, a)$	$\max\{0 + 5, -\infty + 5 + 0\} = 5$	$\max\{0 + 5, -\infty + 5 + 0\} = 5$	$\max\{0 + 5, -\infty + 5 + 0\} = 5$
$Bsp(1, a)$	$\max\{0, 5\} = 5$	$\max\{0, 5\} = 5$	$\max\{0, 5\} = 5$
$Bsp_hw(2, a)$	$\max\{0 + 10, -\infty + 10 + 2\} = 10$	$\max\{0 + 10, 5 + 10 + 2\} = 17$	$\max\{0 + 10, 5 + 10 + 2\} = 17$
$Bsp(2, a)$	$\max\{5, 10\} = 10$	$\max\{5, 17\} = 17$	$\max\{5, 17\} = 17$
$Bsp_hw(3, a)$	$\max\{0 + 2, -\infty + 2 + 2\} = 2$	$\max\{5 + 2, \underline{10 + 2 + 2}\} = \underline{14}$	$\max\{5 + 2, 17 + 2 + 2\} = 21$
$Bsp(3, a)$	$\max\{10, 2\} = 10$	$\max\{17, 14\} = 17$	$\max\{17, 21\} = 21$
$Bsp_hw(4, a)$	$\max\{0 + 10, -\infty + 10 + 4\} = 10$	$\max\{10 + 10, 2 + 10 + 4\} = 20$	$\max\{17 + 10, \underline{14 + 10 + 4}\} = \underline{28}$
$Bsp(4, a)$	$\max\{10, 10\} = 10$	$\max\{17, 20\} = 20$	$\max\{21, \underline{28}\} = \underline{28}$

Fig. 3. Computations of SPACE for the example shown in Fig. 1.


- Max function operates on only two (pre-calculated) values
- **Simpler and more elegant way to accelerate the solution**

Comparisons in execution time between PACE and SPACE



PACE

← $O(N^2)$



SPACE

$O(N)$ →

Conclusion

- This paper proposed a new dynamic programming algorithm to accelerate the Hw/Sw partitioning process.
- It is shown that the proposed algorithm is superior to PACE in terms of time complexity. Simulation results confirm that it provides for optimal partitioning even when communication overheads are incorporated.
- It mathematically proves that the time complexity of the latest algorithm is reduced from $O(n^2 \cdot A)$ to $O(n \cdot A)$, without increase in space complexity, where n refers to the number of blocks for hardware area A .