

The ARM Architecture

THE ARCHITECTURE FOR THE DIGITAL WORLD®

1

ARM®

Agenda

- Introduction to ARM Ltd
 - ARM Architecture/Programmers Model
 - Data Path and Pipelines
 - AMBA
 - Development Tools

THE ARCHITECTURE FOR THE DIGITAL WORLD®

2

ARM®

ARM Ltd


- Founded in November 1990
 - Spun out of Acorn Computers

- Designs the ARM range of RISC processor cores
- Licenses ARM core designs to semiconductor partners who fabricate and sell to their customers.
 - ARM does not fabricate silicon itself

- Also develop technologies to assist with the design-in of the ARM architecture
 - Software tools, boards, debug hardware, application software, bus architectures, peripherals etc



ARM's Activities



ARM Partnership Model

The image displays a comprehensive list of ARM partners, organized into four main categories around a central 'ARM in Partnership' logo:

- ATAP Partners:** Includes companies like Win-Finity, Barco, SOTA, Silex, DNP, Infinite Technology Corporation, Siemens, NSW, StepMind, Think, Macrotech Research, Comit Systems, Yogitech, SIDA, Mazda, Arcadia, and Toppan.
- Tools Partners:** Includes EPI, Ashling, CoWare, Virtio, Green Hills, Innoveda, Computex, YKOGAWA, ADS, Tektronix, WindRiver, Sophia systems, Axis systems, Verity, and Aptix.
- RTOS Partners:** Includes Firmware Systems, Realogy, Esol, Agere Systems, CNX, Lineo, Access, Precise, US Software, Tao Systems, Geoworks, KADAK Products Ltd, Microsoft, FirmWare, WindRiver, Microware, Java, AXE, Eonic, Symbian, Sun, EinoTeam, Lynuxworks, and CMX.
- Software Partners:** Includes Intermiche, Microsoft, EMBLaze, Cellulay, Packet Video, InterTrust, ZI Corporation, Ericsson, Liquid Audio, Symbian, Bluetooth, Symmetricom, CPS, and Java.

Other notable partners include Qualcomm, ZTEIC, Goodrich, Ericsson, NEC, Alcatel, TI Kos, Cadence, Intel, and many others. The bottom of the slide features the ARM logo and the slogan 'THE ARCHITECTURE FOR THE DIGITAL WORLD®'.


ARM Powered Products



How many ARM processors?



7



THE ARCHITECTURE FOR THE DIGITAL WORLD®

8

ARM®

Confidential

Agenda

Introduction to ARM Ltd


- ARM Architecture/Programmers Model

Data Path and Pipelines

AMBA

Development Tools

Architecture Revisions



XScale is a trademark of Intel Corporation

Cortex family

Cortex-A8




- Architecture v7A
- MMU
- AXI
- VFP & NEON support

Cortex-R4

- Architecture v7R
- MPU (optional)
- AXI
- Dual Issue

Cortex-M3

- Architecture v7M
- MPU (optional)
- AHB Lite & APB



THE ARCHITECTURE FOR THE DIGITAL WORLD®

11



Data Sizes and Instruction Sets


- The ARM is a 32-bit architecture.
- When used in relation to the ARM:
 - Byte** means 8 bits
 - Halfword** means 16 bits (two bytes)
 - Word** means 32 bits (four bytes)
- Most ARM's implement two instruction sets
 - 32-bit ARM Instruction Set
 - 16-bit Thumb Instruction Set
- Jazelle cores can also execute Java bytecode

THE ARCHITECTURE FOR THE DIGITAL WORLD®

12



ARM and Thumb Performance



THE ARCHITECTURE FOR THE DIGITAL WORLD®

13

ARM®

Processor Modes

- The ARM has seven basic operating modes:
 - **User** : unprivileged mode under which most tasks run
 - **FIQ** : entered when a high priority (fast) interrupt is raised
 - **IRQ** : entered when a low priority (normal) interrupt is raised
 - **Supervisor** : entered on reset and when a Software Interrupt instruction is executed
 - **Abort** : used to handle memory access violations
 - **Undef** : used to handle undefined instructions
 - **System** : privileged mode using the same registers as user mode


THE ARCHITECTURE FOR THE DIGITAL WORLD®

14

ARM®

The ARM Register Set

Current Visible Registers



Exception Handling


When an exception occurs, the ARM:

- Copies CPSR into SPSR_<mode>
- Sets appropriate CPSR bits
 - Change to ARM state
 - Change to exception mode
 - Disable interrupts (if appropriate)
- Stores the return address in LR_<mode>
- Sets PC to vector address

To return, exception handler needs to:

- Restore CPSR from SPSR_<mode>
- Restore PC from LR_<mode>


This can only be done in ARM state.



Vector Table

Vector table can be at 0xFFFF0000 on ARM720T and on ARM9/10 family devices

Program Status Registers



- Condition code flags
 - N = **N**egative result from ALU
 - Z = **Z**ero result from ALU
 - C = ALU operation **C**arried out
 - V = ALU operation **o**verflowed
- Sticky Overflow flag - Q flag
 - Architecture 5TE/J only
 - Indicates if saturation has occurred
- J bit
 - Architecture 5TEJ only
 - J = 1: Processor in Jazelle state
- Interrupt Disable bits.
 - I = 1: Disables the IRQ.
 - F = 1: Disables the FIQ.
- T Bit
 - Architecture xT only
 - T = 0: Processor in ARM state
 - T = 1: Processor in Thumb state
- Mode bits
 - Specify the processor mode

Conditional Execution and Flags

- ARM instructions can be made to execute conditionally by postfixing them with the appropriate condition code field.
 - This improves code density *and* performance by reducing the number of forward branch instructions.

```

CMP    r3,#0
BEQ    skip
ADD    r0,r1,r2
skip


CMP    r3,#0
ADDNE  r0,r1,r2
    
```

- By default, data processing instructions do not affect the condition code flags but the flags can be optionally set by using "S". CMP does not need "S".

```


loop
...
SUBS  r1,r1,#1
BNE  loop
    
```

Classes of Instructions (v4T)



Branch instructions

- Branch : `B{<cond>} label`
- Branch with Link : `BL{<cond>} subroutine_label`



- The processor core shifts the offset field left by 2 positions, sign-extends it and adds it to the PC
 - ± 32 Mbyte range
 - How to perform longer branches?


Data processing Instructions

- Consist of :
 - Arithmetic: **ADD** **ADC** **SUB** **SBC** **RSB** **RSC**
 - Logical: **AND** **ORR** **EOR** **BIC**
 - Comparisons: **CMP** **CMN** **TST** **TEQ**
 - Data movement: **MOV** **MVN**
- These instructions only work on registers, NOT memory.
- Syntax:

`<Operation>{<cond>}{S} Rd, Rn, Operand2`

- Comparisons set flags only - they do not specify Rd
- Data movement does not specify Rn
- Second operand is sent to the ALU via barrel shifter.

Using a Barrel Shifter: The 2nd Operand



Single register data transfer

LDR	STR	Word
LDRB	STRB	Byte
LDRH	STRH	Halfword
LDRSB		Signed byte load
LDRSH		Signed halfword load


- Memory system must support all access sizes
- Syntax:
 - **LDR**{<cond>}{<size>} Rd, <address>
 - **STR**{<cond>}{<size>} Rd, <address>

e.g. **LDREQB**

Agenda


- Introduction to ARM Ltd
- ARM Architecture/Programmers Model
- Data Path and Pipelines
- AMBA
- Development Tools

The ARM7TDM Core



Pipeline changes for ARM9TDMI

ARM7TDMI




ARM9TDMI




ARM10 vs. ARM11 Pipelines

ARM10



ARM11



THE ARCHITECTURE FOR THE DIGITAL WORLD®

27

ARM®

Agenda

Introduction to ARM Ltd

ARM Architecture/Programmers Model

Data Path and Pipelines

■ AMBA


Development Tools

THE ARCHITECTURE FOR THE DIGITAL WORLD®


28

ARM®

An Example AMBA System



AHB Structure




Agenda

- Introduction to ARM Ltd
- ARM Architecture/Programmers Model
- Data Path and Pipelines
- AMBA

- Development Tools

ARM Debug Architecture



Keil Development Tools for ARM



- Includes ARM macro assembler, compilers (ARM RealView C/C++ Compiler, Keil CARM Compiler, or GNU compiler), ARM linker, Keil uVision Debugger and Keil uVision IDE
- Keil uVision Debugger accurately simulates on-chip peripherals (I²C, CAN, UART, SPI, Interrupts, I/O Ports, A/D and D/A converters, PWM, etc.)
- Evaluation Limitations
 - 16K byte object code limitation
 - Some linker restrictions such as base addresses for code/constants
 - GNU tools provided are not restricted in any way
- <http://www.keil.com/demo/>

Keil Development Tools for ARM

