Embedded Systems Design: A Unified Hardware/Software Introduction

Chapter 2: Custom single-purpose processors

Introduction

Processor

 Digital circuit that performs a computation tasks - Controller and datapath

tasks Single-purpose: one particular computation task

- Custom single-purpose: non-standard
- A custom single-purpose processor may be
 - Fast, small, low power
 - But, high NRE, longer time-to-market, less flexible

Digital camera chip General-purpose: variety of computation \(\) Multiplier/Accum DMA controller Display UART LCD ctrl

Outline


- Introduction
- Combinational logic
- Sequential logic
- Custom single-purpose processor design
- RT-level custom single-purpose processor design

Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis

CMOS transistor on silicon

Transistor


- The basic electrical component in digital systems
- Acts as an on/off switch
- Voltage at "gate" controls whether current flows from source to drain



CMOS transistor implementations


- Complementary Metal Oxide Semiconductor
- We refer to logic levels
 - Typically 0 is 0V, 1 is 5V
- Two basic CMOS types
 - nMOS conducts if gate=1
 - pMOS conducts if gate=0
 - Hence "complementary"
- Basic gates
 - Inverter, NAND, NOR





Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis Embedded Systems Design: A Unified


Basic logic gates





Hardware/Software Introduction, (c) 2000 Vahid/Givargis

Combinational logic design

Combinational circuit - a digital circuit whose output is purely a function of its present inputs.








RT-Level Combinational components

I(m-1) I1 I0 I1 I0 I1 I1 I0 I1 I1	I(log n -1) I0	A B n-bit Adder n-bit acarry sum	A B n-\n-\n-\n-\n-\n-\n-\n-\n-\n-\n-\n-\n-\n	n bit, n bit, n function ALU AU S(log m)		
O = 10 if S=000 11 if S=001 I(m-1) if S=111	O0 = 1 if I=000 O1 = 1 if I=001 O(n-1) = 1 if I=111	sum = A+B (first n bits) carry = (n+1)'th bit of A+B	less = 1 if A <b equal =1 if A=B greater=1 if A>B</b 	O = A op B op determined by S.		
	With enable input e → all O's are 0 if e=0	With carry-in input Ci→ sum = A + B + Ci		May have status outputs carry, zero, etc.		

Sequential components


Sequential circuit - a digital circuit whose outputs are a function of the present inputs as well as the previous inputs




Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis


11


Sequential logic design (cont.)






Sequential logic design








	Inputs		Outputs				
Q1	Q0	a	I1	10	Х		
0	0	0	0	0	_		
0	0	1	0	1	0		
0	1	0	0	1	0		
0	1	1	1	0	U		
1	0	0	1	0			
1	0	1	1	1	"		
1	1	0	1	1	1		
1	1	1	0	0	1 1		


- Given this implementation model
 - Sequential logic design quickly reduces to combinational logic design

Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis 10

Custom single-purpose processor basic model




controller and datapath



a view inside the controller and datapath

Example: greatest common divisor

- First create algorithm
- Convert algorithm to "complex" state machine
 - Known as FSMD: finitestate machine with datapath
 - Can use templates to perform such conversion




Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis


13

Creating the datapath

- Create a register for any declared variable
- Create a functional unit for each arithmetic operation
- Connect the ports, registers and functional units
 - Based on reads and writes
 - Use multiplexors for multiple sources
- Create unique identifier
 - for each datapath component control input and output




State diagram templates




Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis 14

Creating the controller's FSM



Splitting into a controller and datapath




Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis

17

Completing the GCD custom single-purpose processor design

- We finished the datapath
- We have a state table for the next state and control logic
 - All that's left is combinational logic design
- This is *not* an optimized design, but we see the basic steps




Controller state table for the GCD example


Inputs					Outputs										
Q3	Q2	Q1	Q0	x_neq	x_lt_	go_i	13	12	I1	10	x_sel	y_sel	x_ld	y_ld	d_le
0	0	0	0	*	*	*	0	0	0	1	X	X	0	0	0
0	0	0	1	*	*	0	0	0	1	0	X	X	0	0	0
0	0	0	1	*	*	1	0	0	1	1	X	X	0	0	0
0	0	1	0	*	*	*	0	0	0	1	X	X	0	0	0
0	0	1	1	*	*	*	0	1	0	0	0	X	1	0	0
0	1	0	0	*	*	*	0	1	0	1	X	0	0	1	0
0	1	0	1	0	*	*	1	0	1	1	X	X	0	0	0
0	1	0	1	1	*	*	0	1	1	0	X	X	0	0	0
0	1	1	0	*	0	*	1	0	0	0	X	X	0	0	0
0	1	1	0	*	1	*	0	1	1	1	X	X	0	0	0
0	1	1	1	*	*	*	1	0	0	1	X	1	0	1	0
1	0	0	0	*	*	*	1	0	0	1	1	X	1	0	0
1	0	0	1	*	*	*	1	0	1	0	X	X	0	0	0
1	0	1	0	*	*	*	0	1	0	1	X	X	0	0	0
1	0	1	1	*	*	*	1	1	0	0	X	X	0	0	1
1	1	0	0	*	*	*	0	0	0	0	X	X	0	0	0
1	1	0	1	*	*	*	0	0	0	0	X	X	0	0	0
1	1	1	0	*	*	*	0	0	0	0	X	X	0	0	0
1	1	1	1	*	*	*	0	0	0	0	X	X	0	0	0

Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis 18


RT-level custom single-purpose processor design

- We often start with a state machine
 - Rather than algorithm
 - Cycle timing often too central to functionality
- Example
 - Bus bridge that converts 4-bit bus to 8-bit bus
 - Start with FSMD
 - Known as register-transfer (RT) level
 - Exercise: complete the design





RT-level custom single-purpose processor design (cont')



Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis

21

Optimizing the original program


- Analyze program attributes and look for areas of possible improvement
 - number of computations
 - size of variable
 - time and space complexity
 - operations used
 - · multiplication and division very expensive

Optimizing single-purpose processors

- Optimization is the task of making design metric values the best possible
- Optimization opportunities
 - original program
 - FSMD
 - datapath
 - FSM

Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis 22

Optimizing the original program (cont')



Optimizing the FSMD

- Areas of possible improvements
 - merge states
 - states with constants on transitions can be eliminated, transition taken is already known
 - · states with independent operations can be merged
 - separate states
 - states which require complex operations (a*b*c*d) can be broken into smaller states to reduce hardware size
 - scheduling


Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis 25

27

Optimizing the datapath

- · Sharing of functional units
 - one-to-one mapping, as done previously, is not necessary
 - if same operation occurs in different states, they can share a single functional unit
- Multi-functional units
 - ALUs support a variety of operations, it can be shared among operations occurring in different states

Optimizing the FSMD (cont.)



Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis

26

Optimizing the FSM

- State encoding
 - task of assigning a unique bit pattern to each state in an FSM
 - size of state register and combinational logic vary
 - can be treated as an ordering problem
- State minimization
 - task of merging equivalent states into a single state
 - state equivalent if for all possible input combinations the two states generate the same outputs and transitions to the next same state

Summary

- Custom single-purpose processors
 - Straightforward design techniques
 - Can be built to execute algorithms
 - Typically start with FSMD
 - CAD tools can be of great assistance

Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis