
Embedded Systems Design: A Unified Hardware/Software Introduction

Chapter 3 General-Purpose Processors: Software

Basic Architecture

- Control unit and datapath
 - Note similarity to single-purpose processor
- Key differences
 - Datapath is general
 - Control unit doesn't store the algorithm – the algorithm is "programmed" into the memory



Introduction


- General-Purpose Processor
 - Processor designed for a variety of computation tasks
 - Low unit cost, in part because manufacturer spreads NRE over large numbers of units
 - Motorola sold half a billion 68HC05 microcontrollers in 1996 alone
 - Carefully designed since higher NRE is acceptable
 - Can yield good performance, size and power
 - Low NRE cost, short time-to-market/prototype, high flexibility
 - User just writes software; no processor design
 - a.k.a. "microprocessor" "micro" used when they were implemented on one or a few chips rather than entire rooms

Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis

.


Datapath Operations

- Load
 - Read memory location into register
- ALU operation
 - Input certain registers through ALU, store back in register
- Store
 - Write register to memory location



Control Unit

- Control unit: configures the datapath operations
 - Sequence of desired operations ("instructions") stored in memory – "program"
- Instruction cycle broken into several sub-operations, each one clock cycle, e.g.:
 - Fetch: Get next instruction into IR
 - Decode: Determine what the instruction means
 - Fetch operands: Move data from memory to datapath register
 - Execute: Move data through the ALU
 - Store results: Write data from register to memory




Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis

Control Unit Sub-Operations

Decode


Determine what the instruction means



Control Unit Sub-Operations

Fetch

- Get next instruction into IR
- PC: program counter, always points to next instruction
- IR: holds the fetched instruction




Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis

- (

Control Unit Sub-Operations

• Fetch operands


 Move data from memory to datapath register



Control Unit Sub-Operations


Execute

- Move data through the ALU
- This particular instruction does nothing during this sub-operation



Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis


Instruction Cycles



Control Unit Sub-Operations


Store results

- Write data from register to memory
- This particular instruction does nothing during this sub-operation




Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis 10

Instruction Cycles




Instruction Cycles



Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis 13


Architectural Considerations

- Clock frequency
 - Inverse of clock period
 - Must be longer than longest register to register delay in entire processor
 - Memory access is often the longest



Architectural Considerations


- *N-bit* processor
 - N-bit ALU, registers, buses, memory data interface
 - Embedded: 8-bit, 16bit, 32-bit common
 - Desktop/servers: 32bit, even 64
- PC size determines address space



 $Embedded \ Systems \ Design: A \ Unified \\ Hardware/Software \ Introduction, \ (c) \ 2000 \ Vahid/Givargis$

14

Pipelining: Increasing Instruction *Throughput*




Superscalar and VLIW Architectures

- Performance can be improved by:
 - Faster clock (but there's a limit)
 - Pipelining: slice up instruction into stages, overlap stages
 - Multiple ALUs to support more than one instruction stream
 - · Superscalar
 - Scalar: non-vector operations
 - Fetches instructions in batches, executes as many as possible
 - · May require extensive hardware to detect independent instructions
 - VLIW: each word in memory has multiple independent instructions
 - · Relies on the compiler to detect and schedule instructions
 - · Currently growing in popularity

Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis 17


Cache Memory

- Memory access may be slow
- Cache is small but fast memory close to processor
 - Holds copy of part of memory
 - Hits and misses



Two Memory Architectures

- Princeton
 - Fewer memory wires
- Harvard
 - Simultaneous program and data memory access



Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis 18

Programmer's View

- Programmer doesn't need detailed understanding of architecture
 - Instead, needs to know what instructions can be executed
- Two levels of instructions:
 - Assembly level
 - Structured languages (C, C++, Java, etc.)
- Most development today done using structured languages
 - But, some assembly level programming may still be necessary
 - Drivers: portion of program that communicates with and/or controls (drives) another device
 - Often have detailed timing considerations, extensive bit manipulation
 - Assembly level may be best for these

Assembly-Level Instructions

Instruction 1	opcode	operand1	operand2	
			· 1	
Instruction 2	opcode	operand1	operand2	
mstruction 2	opeoue	operandi	operand2	
Instruction 3	opcode	operand1	operand2	
Instruction 4	opcode	operand1	operand2	
	opeode	орегинат	operanaz	
			I	


Instruction Set

- Defines the legal set of instructions for that processor
 - Data transfer: memory/register, register/register, I/O, etc.
 - Arithmetic/logical: move register through ALU and back
 - Branches: determine next PC value when not just PC+1

Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis

21

Addressing Modes



A Simple (Trivial) Instruction Set

Assembly instruct.	First byte	Second byte	Operation
MOV Rn, direct	0000 Rn	direct	Rn = M(direct)
MOV direct, Rn	0001 Rn	direct	M(direct) = Rn
MOV @Rn, Rm	0010 Rn	Rm	M(Rn) = Rm
MOV Rn, #immed.	0011 Rn	immediate	Rn = immediate
ADD Rn, Rm	0100 Rn	Rm	Rn = Rn + Rm
SUB Rn, Rm	0101 Rn	Rm	Rn = Rn - Rm
JZ Rn, relative	0110 Rn	relative	PC = PC+ relative (only if Rn is 0)

Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis

22

Sample Programs

C program	Equivalent assembly program		
	0	MOV R0, #0;	// total = 0
	1	MOV R1, #10;	// i = 10
	2	MOV R2, #1;	// constant 1
	3	MOV R3, #0;	// constant 0
	Loop:	JZ R1, Next;	// Done if i=0
int total $= 0$;	5	ADD R0, R1;	// total += i
for (int i=10; i!=0; i)	6	SUB R1, R2;	// i
total += i; // next instructions	7	JZ R3, Loop;	// Jump always
	Next:	// next instruction	S

• Try some others


- Handshake: Wait until the value of M[254] is not 0, set M[255] to 1, wait until M[254] is 0, set M[255] to 0 (assume those locations are ports).
- (Harder) Count the occurrences of zero in an array stored in memory locations 100 through 199.

Programmer Considerations

- Program and data memory space
 - Embedded processors often very limited
 - e.g., 64 Kbytes program, 256 bytes of RAM (expandable)
- Registers: How many are there? Are any special?
 - Only a direct concern for assembly-level programmers
- I/O
 - How communicate with external signals?
 - Commonly done over ports
- Interrupts
 - Causes processor to suspend execution and jump to an interrupt service routine (ISR)


Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis 25

Parallel Port Example



Example: parallel port driver

LPT Connection Pin	I/O Direction	Register Address
1	Output	0th bit of register #2
2-9	Output	0th - 7th bit of register #0
10,11,12,13,15	Input	6,7,5,4,3 th bit of register #1
14,16,17	Output	1,2,3th bit of register #2




- Using assembly language programming we can configure a PC parallel port to perform digital I/O
 - write and read to three special registers to accomplish this. The table provides list of parallel port connector pins and corresponding register location
 - Example : parallel port monitors the input switch and turns the LED on/off accordingly

Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis 26


Operating System

- Optional software layer providing low-level services to a program (application).
 - File management, disk access
 - Keyboard/display interfacing
 - Scheduling multiple programs for execution
 - Or even just multiple threads from one program
 - Program makes system calls to the OS



Development Environment

- Development processor
 - The processor on which we write and debug our programs
 - · Usually a PC
- Target processor
 - The processor that the program will run on in our embedded system
 - · Often different from the development processor




Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis

20

Running a Program

- If development processor is different than target, how can we run our compiled code? Two options:
 - Download to target processor
 - Simulate
- Simulation
 - One method: Hardware description language
 - But slow, not always available
 - Another method: Instruction set simulator (ISS)
 - Runs on development processor, but executes instructions of target processor

Software Development Process



Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis


30

Instruction Set Simulator For A Simple Processor

```
typedef struct {
                                                                        return 0;
  unsigned char first byte, second byte;
instruction;
instruction program[1024]; //instruction memory
                                                                     int main(int argc, char *argv[]) {
unsigned char memory[256]; //data memory
                                                                        FILE* ifs;
oid run_program(int num_bytes) {
                                                                             (ifs = fopen(argv[1], "rb") == NULL ) {
  unsigned char reg[16], fb, sb;
                                                                                  return -1;
                                                                        if (run_program(fread(program,
  while( ++pc < (num_bytes / 2) ) {
                                                                            sizeof(program) == 0) {
   print memory contents();
      fb = program[pc].first_byte;
     sb = program[pc].second_byte;
switch(fb >> 4) {
                                                                                   return(0);
         case 0: reg[fb & 0x0f] = memory[sb]; break;
         case 1: memory[sb] = reg[fb & Oxoff]; break;
case 2: memory[reg[fb & Oxoff]] =
    reg[sb >> 4]; break;
                                                                        else return(-1);
         case 3: reg[fb & 0x0f] = sb; break;
         case 4: reg[fb & 0x0f] += reg[sb >> 4]; break;
case 5: reg[fb & 0x0f] -= reg[sb >> 4]; break;
         case 6: pc += sb; break;
         default: return -1;
```

31

Testing and Debugging



ISS

- Gives us control over time set breakpoints, look at register values, set values, step-by-step execution, ...
- But, doesn't interact with real environment

Download to board

- Use device programmer
- Runs in real environment, but not controllable

Compromise: emulator

- Runs in real environment, at speed or near
- Supports some controllability from the PC

Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis 33

35

A Common ASIP: Microcontroller

• For embedded control applications

- Reading sensors, setting actuators
- Mostly dealing with events (bits): data is present, but not in huge amounts
- e.g., VCR, disk drive, digital camera (assuming SPP for image compression), washing machine, microwave oven

Microcontroller features

- On-chip peripherals
 - Timers, analog-digital converters, serial communication, etc.
 - Tightly integrated for programmer, typically part of register space
- On-chip program and data memory
- Direct programmer access to many of the chip's pins
- Specialized instructions for bit-manipulation and other low-level operations

Application-Specific Instruction-Set Processors (ASIPs)

• General-purpose processors

- Sometimes too general to be effective in demanding application
 - e.g., video processing requires huge video buffers and operations on large arrays of data, inefficient on a GPP
- But single-purpose processor has high NRE, not programmable

• ASIPs – targeted to a particular domain

- Contain architectural features specific to that domain
 - e.g., embedded control, digital signal processing, video processing, network processing, telecommunications, etc.
- Still programmable

Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis 34

Another Common ASIP: Digital Signal Processors (DSP)

- For signal processing applications
 - Large amounts of digitized data, often streaming
 - Data transformations must be applied fast
 - e.g., cell-phone voice filter, digital TV, music synthesizer
- DSP features
 - Several instruction execution units
 - Multiple-accumulate single-cycle instruction, other instrs.
 - Efficient vector operations e.g., add two arrays
 - · Vector ALUs, loop buffers, etc.

Trend: Even More Customized ASIPs

- In the past, microprocessors were acquired as chips
- Today, we increasingly acquire a processor as Intellectual Property (IP)
 - e.g., synthesizable VHDL model
- Opportunity to add a custom datapath hardware and a few custom instructions, or delete a few instructions
 - Can have significant performance, power and size impacts
 - Problem: need compiler/debugger for customized ASIP
 - · Remember, most development uses structured languages
 - One solution: automatic compiler/debugger generation
 - e.g., www.tensillica.com
 - Another solution: retargettable compilers
 - e.g., <u>www.improvsys.com</u> (customized VLIW architectures)

Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis

37

General Purpose Processors

Processor	Clock speed	Periph.	Bus Width	MIPS	Power	Trans.	Price
			General Purpose	Processors			
Intel PIII	1GHz	2x16 K L1, 256K L2, MMX	32	~900	97W	~7M	\$900
IBM PowerPC 750X	550 MHz	2x32 K L1, 256K L2	32/64	~1300	5W	~7M	\$900
MIPS R5000	250 MHz	2x32 K 2 way set assoc.	32/64	NA	NA	3.6M	NA
StrongARM SA-110	233 MHz	None	32	268	1W	2.1M	NA
			Microconti	roller			
Intel 8051	12 MHz	4K ROM, 128 RAM, 32 I/O, Timer, UART	8	~1	~0.2W	~10K	\$7
Motorola 68HC811	3 MHz	4K ROM, 192 RAM, 32 I/O, Timer, WDT, SPI	8	~.5	~0.1W	~10K	\$5
			Digital Signal I	rocessors			
TI C5416	160 MHz	128K, SRAM, 3 T1 Ports, DMA, 13 ADC, 9 DAC	16/32	~600	NA	NA	\$34
Lucent DSP32C	80 MHz	16K Inst., 2K Data, Serial Ports, DMA	32	40	NA	NA	\$75

Sources: Intel, Motorola, MIPS, ARM, TI, and IBM Website/Datasheet; Embedded Systems Programming, Nov. 1998

Selecting a Microprocessor


- Issues
 - Technical: speed, power, size, cost
 - Other: development environment, prior expertise, licensing, etc.
- Speed: how evaluate a processor's speed?
 - Clock speed but instructions per cycle may differ
 - Instructions per second but work per instr. may differ
 - Dhrystone: Synthetic benchmark, developed in 1984. Dhrystones/sec.
 - MIPS: 1 MIPS = 1757 Dhrystones per second (based on Digital's VAX 11/780). A.k.a. Dhrystone MIPS. Commonly used today.
 - So, 750 MIPS = 750*1757 = 1,317,750 Dhrystones per second
 - SPEC: set of more realistic benchmarks, but oriented to desktops
 - EEMBC EDN Embedded Benchmark Consortium, www.eembc.org
 - Suites of benchmarks: automotive, consumer electronics, networking, office automation, telecommunications

Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis

38

Designing a General Purpose Processor


- Not something an embedded system designer normally would do
 - But instructive to see how simply we can build one top down
 - Remember that real processors aren't usually built this way
 - Much more optimized, much more bottom-up design



39

Architecture of a Simple Microprocessor

- Storage devices for each declared variable
 - register file holds each of the variables
- Functional units to carry out the FSMD operations
 - One ALU carries out every required operation
- Connections added among the components' ports corresponding to the operations required by the FSM
- Unique identifiers created for every control signal




Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis

41

Chapter Summary

- General-purpose processors
 - Good performance, low NRE, flexible
- Controller, datapath, and memory
- Structured languages prevail
 - But some assembly level programming still necessary
- Many tools available
 - Including instruction-set simulators, and in-circuit emulators
- ASIPs
 - Microcontrollers, DSPs, network processors, more customized ASIPs
- Choosing among processors is an important step
- Designing a general-purpose processor is conceptually the same as designing a single-purpose processor

A Simple Microprocessor



Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis

42