


Embedded Systems Design: A Unified Hardware/Software Introduction

Chapter 2: Custom single-purpose processors

Introduction

- Processor
 - Digital circuit that performs a computation tasks
 - Controller and datapath
 - General-purpose: variety of computation tasks
 - Single-purpose: one particular computation task
 - Custom single-purpose: non-standard task
- A custom single-purpose processor may be
 - Fast, small, low power
 - But, high NRE, longer time-to-market, less flexible




Outline

- Introduction
- Combinational logic
- Sequential logic
- Custom single-purpose processor design
- RT-level custom single-purpose processor design


CMOS transistor on silicon

- Transistor
 - The basic electrical component in digital systems
 - Acts as an on/off switch
 - Voltage at “gate” controls whether current flows from source to drain
 - Don’t confuse this “gate” with a logic gate




CMOS transistor implementations

- Complementary Metal Oxide Semiconductor
- We refer to logic levels
 - Typically 0 is 0V, 1 is 5V
- Two basic CMOS types
 - nMOS conducts if gate=1
 - pMOS conducts if gate=0
 - Hence "complementary"
- Basic gates
 - Inverter, NAND, NOR



Basic logic gates



Combinational logic design

Combinational circuit - a digital circuit whose output is purely a function of its present inputs.

A) Problem description
 y is 1 if a is 1, or b and c are 1. z is 1 if b or c is to 1, but not both, or if all are 1.

B) Truth table

Inputs			Outputs	
a	b	c	y	z
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	1	0
1	0	1	1	0
1	1	0	1	1
1	1	1	1	1

C) Output equations
 $y = a'bc + ab'c + abc' + abc$
 $z = a'b'c + a'bc' + ab'c' + abc'$

D) Minimized output equations

For y: $y = a + bc$

For z: $z = ab + b'c + bc'$

E) Logic Gates


The logic gate implementation shows three 2-input AND gates for the terms in the equations for y and z, followed by two 2-input OR gates to combine the terms. Inputs a, b, and c are connected to the AND gates.

RT-Level Combinational components


<p>$l(m-1) \dots 11 10$ $S_0 \dots S_{(log m)}$ n-bit, $m \times 1$ Multiplexor n O</p>	<p>$l(log n - 1) 10$ $O_0 \dots O_{(n-1)}$ $O_{(n-1)}$ 1 if $I=1..11$</p>	<p>A B n n n-bit Adder carry sum n</p>	<p>A B n n n-bit Comparator less equal greater</p>	<p>A B n n n-bit, m function ALU $S_0 \dots S_{(log m)}$ n O</p>
O = 10 if $S=0..00$ 11 if $S=0..01$... 1(m-1) if $S=1..11$	O0 = 1 if $I=0..00$ O1 = 1 if $I=0..01$... O(n-1) = 1 if $I=1..11$	sum = A+B (first n bits) carry = (n+1)'th bit of A+B	less = 1 if A < B equal = 1 if A = B greater = 1 if A > B	O = A op B op determined by S.
	With enable input e → all O's are 0 if e=0	With carry-in input Ci → sum = A + B + Ci		May have status outputs carry, zero, etc.

Sequential components

Sequential circuit - a digital circuit whose outputs are a function of the present inputs as well as the previous inputs




Sequential logic design




- Given this implementation model
 - Sequential logic design quickly reduces to combinational logic design

Sequential logic design (cont.)




Custom single-purpose processor basic model



Example: greatest common divisor


- First create algorithm
- Convert algorithm to “complex” state machine
 - Known as FSMD: finite-state machine with datapath
 - Can use templates to perform such conversion



State diagram templates


Assignment statement

```
a = b
next statement
```




Loop statement

```
while (cond) {
  loop-body-
  statements
}
next statement
```




Branch statement

```
if (c1)
  c1 stmts
else if c2
  c2 stmts
else
  other stmts
next statement
```




Creating the datapath

- Create a register for any declared variable
- Create a functional unit for each arithmetic operation
- Connect the ports, registers and functional units
 - Based on reads and writes
 - Use multiplexers for multiple sources
- Create unique identifier
 - for each datapath component control input and output




Creating the controller's FSM

- Same structure as FSMD
- Replace complex actions/conditions with datapath configurations



Splitting into a controller and datapath




Controller state table for the GCD example

Inputs							Outputs								
Q3	Q2	Q1	Q0	x_neq	x_lt	go_i	I3	I2	I1	I0	x_sel	y_sel	x_ld	y_ld	d_ld
0	0	0	0	*	*	*	0	0	0	1	X	X	0	0	0
0	0	0	1	*	*	0	0	0	1	0	X	X	0	0	0
0	0	0	1	*	*	1	0	0	1	1	X	X	0	0	0
0	0	1	0	*	*	*	0	0	0	1	X	X	0	0	0
0	0	1	1	*	*	*	0	1	0	0	0	X	1	0	0
0	1	0	0	*	*	*	0	1	0	1	X	0	0	1	0
0	1	0	1	0	*	*	1	0	1	1	X	X	0	0	0
0	1	0	1	1	*	*	0	1	1	0	X	X	0	0	0
0	1	1	0	*	0	*	1	0	0	0	X	X	0	0	0
0	1	1	0	*	1	*	0	1	1	1	X	X	0	0	0
0	1	1	1	*	*	*	1	0	0	1	X	1	0	1	0
1	0	0	0	*	*	*	1	0	0	1	1	X	1	0	0
1	0	0	1	*	*	*	1	0	1	0	X	X	0	0	0
1	0	1	0	*	*	*	0	1	0	1	X	X	0	0	0
1	0	1	1	*	*	*	1	1	0	0	X	X	0	0	1
1	1	0	0	*	*	*	0	0	0	0	X	X	0	0	0
1	1	0	1	*	*	*	0	0	0	0	X	X	0	0	0
1	1	1	0	*	*	*	0	0	0	0	X	X	0	0	0
1	1	1	1	*	*	*	0	0	0	0	X	X	0	0	0

Completing the GCD custom single-purpose processor design


- We finished the datapath
- We have a state table for the next state and control logic
 - All that's left is combinational logic design
- This is *not* an optimized design, but we see the basic steps




a view inside the controller and datapath

RT-level custom single-purpose processor design

- We often start with a state machine
 - Rather than algorithm
 - Cycle timing often too central to functionality
- Example
 - Bus bridge that converts 4-bit bus to 8-bit bus
 - Start with FSMD
 - Known as register-transfer (RT) level
 - Exercise: complete the design



RT-level custom single-purpose processor design (cont')



Optimizing single-purpose processors

- Optimization is the task of making design metric values the best possible
- Optimization opportunities
 - original program
 - FSM
 - datapath
 - FSM

Optimizing the original program

- Analyze program attributes and look for areas of possible improvement
 - number of computations
 - size of variable
 - time and space complexity
 - operations used
 - multiplication and division very expensive

Optimizing the original program (cont')

original program

```

0: int x, y;
1: while (1) {
2:   while (!go_i);
3:   x = x_i;
4:   y = y_i;
5:   while (x != y) {
6:     if (x < y)
7:       y = y - x;
8:     else
9:       x = x - y;
10:  }
11:  d_o = x;
12: }

```

replace the subtraction
operation(s) with modulo
operation in order to speed
up program

optimized program

```

0: int x, y, r;
1: while (1) {
2:   while (!go_i);
3:   // x must be the larger number
4:   if (x_i >= y_i) {
5:     x = x_i;
6:     y = y_i;
7:   }
8:   else {
9:     x = y_i;
10:    y = x_i;
11:  }
12:  while (y != 0) {
13:    r = x % y;
14:    x = y;
15:    y = r;
16:  }
17:  d_o = x;
18: }

```


GCD(42, 8) - 9 iterations to complete the loop
x and y values evaluated as follows : (42, 8), (43, 8),
(26,8), (18,8), (10, 8), (2,8), (2,6), (2,4), (2,2).

GCD(42,8) - 3 iterations to complete the loop
x and y values evaluated as follows: (42, 8), (8,2),
(2,0)

Optimizing the FSMD

- Areas of possible improvements
 - merge states
 - states with constants on transitions can be eliminated, transition taken is already known
 - states with independent operations can be merged
 - separate states
 - states which require complex operations ($a*b*c*d$) can be broken into smaller states to reduce hardware size
 - scheduling

Optimizing the FSMD (cont.)



Optimizing the datapath

- Sharing of functional units
 - one-to-one mapping, as done previously, is not necessary
 - if same operation occurs in different states, they can share a single functional unit
- Multi-functional units
 - ALUs support a variety of operations, it can be shared among operations occurring in different states

Optimizing the FSM

- State encoding
 - task of assigning a unique bit pattern to each state in an FSM
 - size of state register and combinational logic vary
 - can be treated as an ordering problem
- State minimization
 - task of merging equivalent states into a single state
 - state equivalent if for all possible input combinations the two states generate the same outputs and transitions to the next same state

Summary

- Custom single-purpose processors
 - Straightforward design techniques
 - Can be built to execute algorithms
 - Typically start with FSM/D
 - CAD tools can be of great assistance