The ARM Architecture





Agenda

Introduction to ARM Ltd

- **ARM Architecture/Programmers Model**
- **Data Path and Pipelines**
- SoC Design
- **Development Tools**



ARM Ltd

- Founded in November 1990
 - Spun out of Acorn Computers
 - Initial funding from Apple, Acorn and VLSI
- Designs the ARM range of RISC processor cores
 - Licenses ARM core designs to semiconductor partners who fabricate and sell to their customers
 - ARM does not fabricate silicon itself
- Also develop technologies to assist with the designin of the ARM architecture
 - Software tools, boards, debug hardware
 - Application software
 - Bus architectures
 - Peripherals, etc



ARM

The Architecture for the Digital World®

ARM's Activities



The Architecture for the Digital World®

.

ARM Connected Community – 700+

	Silicon Partners	
Software, Training and Consortia Partners		Design Support Partners
Discretize RAMES MOVIAL	CASIC Silicor Bongbu Hilek EPSON ETRI	
		EMThink
expressiogic FARADAY		
		HCL TECHNOLOGIES HCL KAC hitex 中面 Tech. 华恒科技
	Setting and the degradient of the setting and the degradient of the setting of the settinge	
Microsoft montavista Operation TMC with the strange craw HUINS Prechip		
		sasken JASPER IBM Annisys ant cip Sillicon NOHAU
Coscentric Endeer SoftRISC (RoweBols)		
SARNOFF SPIRIT Consertium	Videantis (文本) AMAHA (金融) Array Comm Array Array Comm	MOUSER
VisualOn ViceAge VirtualLogix V Arium Corp science		USYSTEM Systems CoWare ADDITION
Sun ISYSTEM		criticalblue
	SHHIC FLEXTRONICS KABEN	Carbonic State of the state of
YASSL VINNEY IdeoWORKSED A ARICENT SRS()		
	Sonce Gozze UG LSI Navesic	
VisionaryDSP Inc. times ys.		MISTRAL MISTRAL
	VeriSilicon	CONTRACTOR SOLOS Sophia SVStorma
A ingenient Contact Lass. Contact Cont		FLEAS WE STIME SVS. AC.
Conformers		RLEAS#WE 和LIM 6595 7 minute
C CONTRACT NO		C BHC EM RASONANCE C ACTIVE C MARCH C MARCH C MARCH C C MARCH C C MARCH C C C C C C C C C C C C C C C C C C
CODESCURATE CALLER CONTRACTOR CODESCURATE CODESCURATE CODESCURATE CALLER CALLE	Constant OKI mobilygen Open-Silicon Z110g	
Mightingente Schuldungen (P.P.A. MisionaryDSp.inc. Linnerandia (M.M.M.	Suneus Annus Mindrew Monkey Monkey Monkey Monkey Monkey	
Fraunhofer TRIPEAre Micrium Logics micrimeter	bluespec synnprys and tatagalante Annorth Annother Annoth	
		Carbon Arteris (arcpa arteristy viewayor remeater prolitic

The Architecture for the Digital World® ARM

Huge Range of Applications



World's Smallest ARM Computer?



Processor, SRAM and PMU

ARM



Wirelessly networked into large scale sensor arrays

The Architecture for the Digital World®

World's Largest ARM Computer?



4200 ARM powered Neutrino Detectors





IKM

ARM

70 bore holes 2.5km deep

60 detectors per string starting 1.5km down 2.5km

1km³ of active telescope

Work supported by the National Science Foundation and University of Wisconsin-Madison





From 1mm³ to 1km³





Agenda

Introduction to ARM Ltd

ARM Architecture/Programmers Model

Data Path and Pipelines SoC Design

Development Tools



ARM Cortex Processors (v7)

ARM Cortex-A family (v7-A):

- Applications processors for full OS and 3rd party applications
- ARM Cortex-R family (v7-R):
 - Embedded processors for real-time signal processing, control applications
- ARM Cortex-M family (v7-M):
 - Microcontroller-oriented processors for MCU and SoC applications



Relative Performance*



*Represents attainable speeds in 130, 90, 65, or 45nm processes



Cortex family

Cortex-A8

- Architecture v7A
- MMU
- AXI
- VFP & NEON support

Cortex-R4

- Architecture v7R
- MPU (optional)
- AXI
- Dual Issue

Cortex-M3

- Architecture v7M
- MPU (optional)
- AHB Lite & APB







The Architecture for the Digital World®

Cortex-M0 DesignStart

ARM Cortex-M4

"32-bit/DSC" applications Efficient digital signal control

ARM Cortex-M3

"16/32-bit" applications Performance efficiency

ARM Cortex-M0

"8/16-bit" applications Low-cost & simplicity



The Architecture for the Digital World®

Д

Cortex-M0 DesignStart (2)

ARM Cortex-M0 processor	Full product	" M0_DS "	
Zero jitter 32-bit RISC core	√	✓	
AMBA AHB-lite interface	\checkmark	-	
ARMv6-M instruction set architecture	\checkmark	√ Minii	
NVIC Interrupt controller	✓		
Interrupt line configurations	1 to 32	16 only <u>ទ</u> ្ឆ	
Debug (SWD, JTAG) option	✓) de	
Up to 4 breakpoints, 2 watchpoints	✓		
Low power optimisations (ACG)	\checkmark		
Multiple power domain support with WIC	\checkmark		
Fast multiplier (1 cycle) option	\checkmark		
System timer	\checkmark	\checkmark	
Area (gates)	12k – 25k	16K	



ARM and Thumb Performance



Memory width (zero wait state)

The Architecture for the Digital World® ARM

The Thumb-2 instruction set

- Variable-length instructions
 - ARM instructions are a fixed length of 32 bits
 - Thumb instructions are a fixed length of 16 bits
 - Thumb-2 instructions can be either 16-bit or 32-bit
- Thumb-2 gives approximately 26% improvement in code density over ARM
- Thumb-2 gives approximately 25% improvement in performance over Thumb



Processor Modes

- The ARM has seven basic operating modes:
 - User : unprivileged mode under which most tasks run
 - FIQ : entered when a high priority (fast) interrupt is raised
 - IRQ : entered when a low priority (normal) interrupt is raised
 - Supervisor : entered on reset and when a Software Interrupt instruction is executed
 - Abort : used to handle memory access violations
 - Undef : used to handle undefined instructions
 - System : privileged mode using the same registers as user mode



The Architecture for the Digital World®

The ARM Register Set

Current Visible Registers



ARM

Exception Handling

When an exception occurs, the ARM:

- Copies CPSR into SPSR_<mode>
- Sets appropriate CPSR bits
 - Change to ARM state
 - Change to exception mode
 - Disable interrupts (if appropriate)
- Stores the return address in LR_<mode> 0x0C
- Sets PC to vector address
- To return, exception handler needs to: 0x04 0x00
 - Restore CPSR from SPSR_<mode>
 - Restore PC from LR_<mode>

This can only be done in ARM state.



Vector Table

Vector table can be at **0xFFFF0000** on ARM720T and on ARM9/10 family devices

0x1C

0x18

0x14

0x10

0x08

Cortex-M3 Programmer's Model

- Fully programmable in C
- Stack-based exception model
- Only two processor modes
 - Thread Mode for User tasks
 - Handler Mode for OS tasks and exceptions
- Vector table contains addresses



Conditional Execution and Flags

- ARM instructions can be made to execute conditionally by postfixing them with the appropriate condition code field.
 - This improves code density and performance by reducing the number of forward branch instructions.



By default, data processing instructions do not affect the condition code flags but the flags can be optionally set by using "S". CMP does not need "S".





Data processing Instructions

- Consist of :
 - Arithmetic: ADD ADC SUB SBC RSB RSC
 - Logical: AND ORR EOR BIC
 - Comparisons: CMP CMN TST TEQ
 - Data movement: MOV MVN
- These instructions only work on registers, NOT memory.
- Syntax:

```
<Operation>{<cond>}{S} Rd, Rn, Operand2
```

- Comparisons set flags only they do not specify Rd
- Data movement does not specify Rn
- Second operand is sent to the ALU via barrel shifter.



Using a Barrel Shifter: The 2nd Operand



Agenda

Introduction to ARM Ltd ARM Architecture/Programmers Model

Data Path and Pipelines

SoC Design Development Tools



The ARM7TDM Core



The Architecture for the Digital World®

Cortex-M3 Datapath



The Architecture for the Digital World®

Pipeline changes for ARM9TDMI

ARM7TDMI





Cortex-M3 Pipeline

- Cortex-M3 has 3-stage fetch-decode-execute pipeline
 - Similar to ARM7
 - Cortex-M3 does more in each stage to increase overall performance



The Architecture for the Digital World[®] ARM

ARM10 vs. ARM11 Pipelines

ARM10

Branch Prediction	ARM or Thumb	Reg Read	Shift + ALU	Memory Access	Reg
Instruction Fetch	Decode		Multiply	Multiply Add	write
FETCH	ISSUE	DECODE	EXECUTE	MEMORY	WRITE

ARM11



Full Cortex-A8 Pipeline Diagram



The Architecture for the Digital World®

Agenda

Introduction to ARM Ltd

ARM Architecture/Programmers Model

Data Path and Pipelines

SoC Design

Development Tools



An Example AMBA System



The Architecture for the Digital World®

ARM

AHB Structure



The Architecture for the Digital World®

AHB basic signal timing



The Architecture for the Digital World[®]

Mali200 + GP2 SoC Integration



Shipped as synthesizable
 Verilog

Mali 200 + GP2 requires a single instant in the SoC, with a small number of connections to be made.

 IDLES can be used for gating the Mali200 and GP2 core clock

The Architecture for the Digital World® AR

Typical GPU SoC Design



- Designed and optimised for AMBA: provides easier integration with ARM cores and fabric IP
- Unified Memory Architecture



Physical IP*

- Classic (180nm to 90nm): Access to ARM Physical IP
 - Everything needed to implement a chip
 - High-quality libraries and memories
- DesignStart: Free access to ARM processor IP
 - ARM926EJ[™] hardened from
 180nm to 90nm for major foundry process
 - Separate license needed to produce silicon
 - SoC designs can be done with these models
- * Material is currently limited to research programs



ARM PIPD Logic Product Families



Agenda

Introduction to ARM Ltd ARM Architecture/Programmers Model Data Path and Pipelines SoC Design Development Tools



ARM Debug Architecture



The Architecture for the Digital World®

Keil Development Tools for ARM



- Includes ARM macro assembler, compilers (ARM RealView C/C++ Compiler, Keil CARM Compiler, or GNU compiler), ARM linker, Keil uVision Debugger and Keil uVision IDE
- Keil uVision Debugger accurately simulates on-chip peripherals (I²C, CAN, UART, SPI, Interrupts, I/O Ports, A/D and D/A converters, PWM, etc.)
- Evaluation Limitations
 - 16K byte object code + 16K data limitation
 - Some linker restrictions such as base addresses for code/constants
 - GNU tools provided are not restricted in any way
- http://www.keil.com/demo/



Keil Development Tools for ARM

🛛 Hello - µVision3 - [C:\	Keil\ARM\E>	amples\Hello\Hello.c]	
🖹 Eile Edit View Project	<u>D</u> ebug Fl <u>a</u> s	sh Pe <u>r</u> ipherals <u>T</u> ools <u>S</u> VCS <u>W</u> indow <u>H</u> elp	_ B ×
🏠 🚅 🔛 🗊 🐰 🖻 💼	100 (#	⊈ ∧ % % % M → M → M → M → M → M → M → M → M	
0* A A A A	L 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
	C21UU		
roject workspace	X	01 - /***********************************	
		03 /* Copyright KEIL ELEKTRONIK GmbH 2002-2004 */	
R0 0x000000)c	04 /************************************	
R1 0x000000	lo 👘	05 /* */	
R2 0x0000002	20	06 /* HELLO.C: Hello World Example */	
B4 0x0000018		0 //***********************************	
R5 0x000000	iõ	09	
R6 0x000000	0	10 #include <stdio.h> /* prototype declarations for I/O functions */</stdio.h>	
R7 0x000000	0	11 #include <lpc21xx.h> /* LPC21xx definitions */</lpc21xx.h>	
R8 UXUUUUUU		12	
B10 0x000000	in 🔽	14 /************/	
🖹 🗮 🛍 🐴 F	. 🔫 т	15 /* main program */	
'	1		
mbols	* X	18	
l <u>a</u> sk: 🔭 🗖 <u>C</u> asi	e Sensitive	19 /* initialize the serial interface */	
lame	Tupe 🔺	20 PINSELO = 0x00050000; /* Enable RxD1 and TxD1 */	
Simulator VTBEG	(spc	21 U1LCR = 0x83; /* 8 bits, no Parity, 1 Stop bit */	
Peripheral SFR		22 UIDLL = 97; /* 9600 Baud Rate @ 15MHz VPB Clock */	
→ ALDOM	uchar	24 OTLER - 0X03; /* DLAB = 0	
	uchar	25 printf ("Hello World\n"); /* the 'printf' function call */	
	ushort	26	- 1
	uchar	27 while (1) { /* An embedded program does not stop and */	
	uchar	E Hello C E Startup s 🙆 Disassembly 🍝 Serial #2	
MISSING DEVICE (R	UU3: SECU	ALLY KEY NUL FOUND)	
Load "C:\\Keil\\A	RMN\Examp	les\Hello\Obj\Hello.ELF" 0x0004000: 00 00 00 00 00 00 00 00 00 00 00 00	
			o o o
*** Restricted Ver	rsion wit	n 16384 Byte Code Size Limi 0x0000401A: 00 00 00 00 00 00 00 00 00 00 00 00 00	0 00
*** Currently used	a: 1980 B		
-			0 00
			o ōō 📃 🚺
ASSIGN BreakDisab	le BreakE	nable BreakKill BreakList 🔽 👔 👔 🔤 0x0000405B: 00 00 00 00 00 00 00 00 00 00 00 00	<u> </u>
		Memory #1 / Memory #2 / Memory #3 / Memory #4 /	
ady		Simulation t1: 0.72642057 sec L:29 C:1	

University Resources

http://www.arm.com/support/university/

University@arm.com



Your Future at ARM...

Graduate and Internship/Co-op Opportunities

- Engineering: Memory, Validation, Performance, DFT, R&D, GPU and more!
- Sales and Marketing: Corporate and Technical
- Corporate: IT, Patents, Services (Training and Support), and Human Resources

Incredible Culture and Comprehensive Benefit Package

- Competitive Reward
- Work/Life Balance
- Personal Development
- Brilliant Minds and Innovative Solutions
- Keep in Touch!
 - www.arm.com/about/careers







TI Panda Board



Board Dimensions: W:4.0" (101.6 mm) X H: 4.5" (114.3 mm)

The Architecture for the Digital World®

ARM

Project Ideas Using Panda

OS Projects

- OS porting to ARM/Cortex (TI OMAP)
- MythTV system
- "Super-Panda" stack of Pandas as compute engine and task distribution
- Linux applications

NEON Optimization Projects

- Codec optimization in ffmpeg (pick your favorite codec)
- Voice and image recognition
- Open-source Flash player optimizations (swfdec)



Nokia N95 Multimedia Computer



S60





OMAP[™] 2420 Applications Processor ARM1136[™] processor-based

SoC, developed using Magma ®

Blast® family and winner of 2005 INSIGHT Award for 'Most Innovative SoC'

Symbian OS[™] v9.2 Operating System supporting ARM processor-based mobile devices, developed using ARM® RealView® Compilation Tools

S60[™] 3rd Edition S60 Platform supporting ARM processor-based mobile devices

Mobiclip[™] Video Codec Software video codec for ARM processor-based mobile devices

ST WLAN Solution Ultra-low power 802.11b/g WLAN chip with ARM9[™] processor-based MAC

Connect. Collaborate. Create.







The Architecture for the Digital World®



Beagle Board

Targeting community development



Fast, low power, flexible expansion



And more...

On-going collaboration at <u>BeagleBoard.org</u>
Live chat via IRC for 24/7 community support

Links to software projects to download



Other Features

- 4 LEDs
 - USR0
 - USR1
 - PMU_STAT
 - PWR
- 2 buttons
 - USER
 - RESET
- 4 boot sources
 - SD/MMC
 - NAND flash
 - USB
 - Serial

he Digital World®

ARM

Project Ideas Using Beagle

OS Projects

- OS porting to ARM/Cortex (TI OMAP)
- MythTV system
- "Super-Beagle" stack of Beagles as compute engine and task distribution
- Linux applications

NEON Optimization Projects

- Codec optimization in ffmpeg (pick your favorite codec)
- Voice and image recognition
- Open-source Flash player optimizations (swfdec)