

Introduction **Motivations and Challenges** FPGA resource Fundamental Partitioning Rules multiplexing enables Runtime Short

changes via PR allow extendable missions

HLS languages do not provide constructs for PR

area/ power saving

Partial reconfiguration (PR) enhances reconfigurable space systems

High-level-synthesis (HLS) languages can reduce design time

modification time allows quick mission changes

HLS compilers hide intermediate detail required to leverage PR



PaRAT Methodology

- Automatically parse and analyze application's HLS source code in C
 - Leverage *gcc-python-plugin* to extract control flow graph (CFG) and data flow analysis
 - Annotate CFG with data flow analysis and CFG's per-block synthesizable HLS source code
- PRML model generation and partitioning
 - PR partitioning requires explicit control/data dependence and PR-specific attributes
 - Convert CFG to PRML model

HLS Source Code

gcc-python-plugin

- Partition applications based on PR-specific partitioning rules
- Store partition and synthesis information in portable output data structure to enable PR design space exploration by third-party tools

PRML Model PR-specific Per-module HLS Per-module Generation Partitioning Code Generation Synthesis

VIVADO-HLS©

PR Design Space

Exploration

Code Generation



An Automated High-level Design Framework for Partially Reconfigurable FPGAs UF UNIVERSITY of FLORIDA **Rohit Kumar and Ann Gordon-Ross**

PR Partitioning

PR requires applications to be partitioned in PR architecture(s) • Application partitioning is performed on application's PRML model PR architecture contains app's static and runtime swappable modules • PRML allows applications to identify PR-specific attributes

Fundamental partitioning rules and brief description of the rules' execution results after the rule is applied to an application's PRML model.

- 1. Eliminate hierarchy nodes and memory nodes inside the hierarchy nodes
- 2. Identify computation and iteration supernode(s)
- 3. Identify all execution paths/cycles except symbol paths/cycles and trivial paths (i.e., L1 paths)
- 4. Identify distinct smaller paths (i.e., L2 paths) from the L1 paths (sequentially break the L1 paths at choice and or-merge nodes but exclude symbol paths and trivial paths)
- 5. Identify distinct smaller paths (i.e., L3 paths) from the L2 paths (break the L2 paths at iteration nodes and iteration supernodes but exclude trivial paths)
- 6. Identify all sets of static module and PRMs based on L2 paths, L3 paths, and node's divergent attribute value
- 7. Assign PRMs to PRRs: (a) clone PRMs are assigned to the same PRR; (b) sibling PRMs are assigned to different PRRs; (c) cousin PRMs can be assigned to the same or different PRRs

8. Create PR architectures.

PaRAT Methodology and Case Studies

Flowchart for CFG to PRML model conversion

PR Application Development Case Study

- IDEA (International Data Encryption Algorithm) Block cipher, used in pretty good privacy (PGP) v2.0
 - Experimental Setup and performance analysis
 - Quantifying traditional PR app dev. time is difficult
 - Fedora 17, 2GB, one Intel i7-3517U@1.9GHz core
 - Execution time was averaged over 100 execution
 - ~4 seconds to generate modules and per-module source code, ~9 seconds for PR partitioning

PaRAT output data structure format



	Execution results
	Eliminates redundant memory nodes by flattening the PRML model.
	Reduces the number of nodes by merging interdependent nodes.
	Identifies all non-trivial input to output paths.
5	Identifies smaller data paths from the non-trivial input to output paths based on control choices.
	Identifies all computation kernels.
	Identifies all possible path combinations considering paths generated by rules 3-5, divides these paths into the PRMs and the static module.
	Calculates the number of PRRs required for each combination generated by rule 6 and creates all possible PRM to PRR assignments.
	Different PR architectures are created for each PRM variant and each PRM to PRR assignment.

	Floating point multiplier		
	application from VIVADO examples		
	#include "fp_mul_pow2.h"		
	#ifdef ABS	v	
	#undef ABS	fl	
	#endif	D	
	#define ABS(n) ((n < 0) ? -n : n)	p	
	<pre>float float_mul_pow2(float x, int8_t n){</pre>	v	
	#pragma AP inline	cł	
	float_num_t x_num, prod;	D	
	$x_num.fp_num = x;$	ע ת	
	<pre>#ifndef AESL_FP_MATH_NO_BOUNDS_TESTS</pre>	D	
	if (x_num.bexp == 0xFF x_num.bexp == 0)	D	
	prod.fp_num = x_num.fp_num;		
	else if $(n \ge 0 \&\& x_num.bexp \ge 255 - n)$ {	v	
	prod.sign = x_num.sign; //	<u>л</u> u	
	prod.bexp = $0xFF$; // +/-INF	p	
	prod.mant = 0; $//$	D	
	$else if (n < 0 \&\& x_num.bexp <= ABS(n)) $	p	
	prod.sign = x_num.sign; //	p	
	prod.bexp = 0; $// +/-ZERO$	p	
	prod.mant = 0; $//$	v	
	} else	x_	
	#endif {	u	
	prod.sign = x_num.sign;	p	
	$prod.bexp = x_num.bexp + n;$	D	
	<pre>prod.mant = x_num.mant; }</pre>	p n	
	return prod.fp_num; }	p p	
P			



Synthesizable code for multiplier app partitions

oid fn2_block4(float D_1775, float x_num_fp_num, loat prod_fp_num){ $_1775 = x_num_fp_num;$ rod_fp_num = D_1775; } oid fn2_block6(unsigned char D_1779, unsigned har x_num_D_1740_bexp, int8_t n, int D_1780, int _1781, int D_1782){ $_{1779} = x_{num}_{1740}bexp;$ $_{1780} = (int) D_{1779};$ $_1781 = (int) n;$ $_1782 = 255 - D_1781;$ oid fn2_block7(unsigned D_1784, unsigned _num_D_1740_sign, unsigned prod_D_1740_sign, insigned char prod_D_1740_bexp, unsigned prod_D_1740_mant){ $_{1784} = x_num_D_{1740}_{sign};$ $rod_D_1740_sign = D_1784;$ $rod_D_1740_bexp = 255;$ rod_D_1740_mant = 0; }

oid fn2_block10(unsigned D_1793, unsigned _num_D_1740_sign, unsigned prod_D_1740_sign, nsigned char prod_D_1740_bexp, unsigned prod_D_1740_mant){ $_{1793} = x_{num}_{1740}_{sign};$ $rod_D_1740_sign = D_1793;$ $prod_D_1740_bexp = 0;$ rod_D_1740_mant = 0; }